mb/lenovo/t530: Fix override trees
`chip` entries always need a device node below them to actually get hooked up. Change-Id: I91c98f66951de5301f72754a24a92168862820a2 Signed-off-by: Nico Huber <nico.huber@secunet.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57471 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
c5575f8eef
commit
eb7d91bf89
|
@ -3,6 +3,7 @@ chip northbridge/intel/sandybridge
|
||||||
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
|
chip southbridge/intel/bd82x6x # Intel Series 7 Panther Point PCH
|
||||||
device pci 1f.0 on # PCI-LPC bridge
|
device pci 1f.0 on # PCI-LPC bridge
|
||||||
chip ec/lenovo/h8
|
chip ec/lenovo/h8
|
||||||
|
device pnp ff.2 on end # dummy
|
||||||
register "has_wwan_detection" = "1"
|
register "has_wwan_detection" = "1"
|
||||||
register "wwan_gpio_num" = "70"
|
register "wwan_gpio_num" = "70"
|
||||||
register "wwan_gpio_lvl" = "0"
|
register "wwan_gpio_lvl" = "0"
|
||||||
|
|
|
@ -14,6 +14,7 @@ chip northbridge/intel/sandybridge
|
||||||
end
|
end
|
||||||
device pci 1f.0 on # PCI-LPC bridge
|
device pci 1f.0 on # PCI-LPC bridge
|
||||||
chip ec/lenovo/h8
|
chip ec/lenovo/h8
|
||||||
|
device pnp ff.2 on end # dummy
|
||||||
register "config1" = "0x01"
|
register "config1" = "0x01"
|
||||||
register "config3" = "0xe2"
|
register "config3" = "0xe2"
|
||||||
end
|
end
|
||||||
|
|
Loading…
Reference in New Issue