inteltool: add Lewisburg family C62x chipset PCI IDs
These changes are in accordance with the documentation: [*] page 39, Intel(R) C620 Series Chipset Platform Controller Hub (PCH) Datasheet, May 2019. Document Number: 336067-007US Change-Id: I7a1ae0cc4c5d4b02599dfafd30f4a87b3ce74b74 Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34941 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
7e220cac2d
commit
ec32e61bb8
|
@ -260,6 +260,19 @@ static const struct {
|
||||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_HM175, "HM175" },
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_HM175, "HM175" },
|
||||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_QM175, "QM175" },
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_QM175, "QM175" },
|
||||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CM238, "CM238" },
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_CM238, "CM238" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C621, "C621" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C622, "C622" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C624, "C624" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C625, "C625" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C626, "C626" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C627, "C627" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C628, "C628" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C629, "C629" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C624_SUPER, "C624 Super SKU" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C627_SUPER_1, "C627 Super SKU" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C621_SUPER, "C621 Super SKU" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C627_SUPER_2, "C627 Super SKU" },
|
||||||
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_C628_SUPER, "C628 Super SKU" },
|
||||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_H310, "H310" },
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_H310, "H310" },
|
||||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_H370, "H370" },
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_H370, "H370" },
|
||||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_Z390, "Z390" },
|
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_Z390, "Z390" },
|
||||||
|
|
|
@ -170,6 +170,20 @@ static inline uint32_t inl(unsigned port)
|
||||||
#define PCI_DEVICE_ID_INTEL_QM175 0xa153
|
#define PCI_DEVICE_ID_INTEL_QM175 0xa153
|
||||||
#define PCI_DEVICE_ID_INTEL_CM238 0xa154
|
#define PCI_DEVICE_ID_INTEL_CM238 0xa154
|
||||||
|
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C621 0xa1c1
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C622 0xa1c2
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C624 0xa1c3
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C625 0xa1c4
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C626 0xa1c5
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C627 0xa1c6
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C628 0xa1c7
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C629 0xa1ca
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C624_SUPER 0xa242
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C627_SUPER_1 0xa243
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C621_SUPER 0xa244
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C627_SUPER_2 0xa245
|
||||||
|
#define PCI_DEVICE_ID_INTEL_C628_SUPER 0xa246
|
||||||
|
|
||||||
#define PCI_DEVICE_ID_INTEL_H310 0xa303
|
#define PCI_DEVICE_ID_INTEL_H310 0xa303
|
||||||
#define PCI_DEVICE_ID_INTEL_H370 0xa304
|
#define PCI_DEVICE_ID_INTEL_H370 0xa304
|
||||||
#define PCI_DEVICE_ID_INTEL_Z390 0xa305
|
#define PCI_DEVICE_ID_INTEL_Z390 0xa305
|
||||||
|
|
Loading…
Reference in New Issue