GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

AMD boards: Fix function name (soft_reset) in message 

Change-Id: Ia21a3e93712bd6b6780fe7308c6cf79c553f4e1b
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/21760
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
Jonathan Neuschäfer 2017-09-29 02:45:31 +02:00 committed by Kyösti Mälkki
parent 6e70d67824
commit ec48c749c2
27 changed files with 27 additions and 27 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/cpu/amd/agesa/family15/romstage.c
View File

@ -60,7 +60,7 @@ void agesa_main(struct sysinfo *cb)
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
distinguish_cpu_resets(0);
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x40);

2
src/mainboard/advansus/a785e-i/romstage.c
View File

@ -184,7 +184,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/amd/bimini_fam10/romstage.c
View File

@ -179,7 +179,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/amd/mahogany_fam10/romstage.c
View File

@ -184,7 +184,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/amd/tilapia_fam10/romstage.c
View File

@ -180,7 +180,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/asus/kcma-d8/romstage.c
View File

@ -508,7 +508,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
sr5650_htinit_dect_and_enable_isochronous_link();

2
src/mainboard/asus/kfsn4-dre/romstage.c
View File

@ -294,7 +294,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
if (wants_reset) {

2
src/mainboard/asus/kgpe-d16/romstage.c
View File

@ -549,7 +549,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
sr5650_htinit_dect_and_enable_isochronous_link();

2
src/mainboard/asus/m4a78-em/romstage.c
View File

@ -184,7 +184,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/asus/m4a785-m/romstage.c
View File

@ -185,7 +185,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/asus/m5a88-v/romstage.c
View File

@ -186,7 +186,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/avalue/eax-785e/romstage.c
View File

@ -184,7 +184,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/gigabyte/ma785gm/romstage.c
View File

@ -180,7 +180,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/gigabyte/ma785gmt/romstage.c
View File

@ -180,7 +180,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/gigabyte/ma78gm/romstage.c
View File

@ -182,7 +182,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/hp/dl165_g6_fam10/romstage.c
View File

@ -190,7 +190,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
/* It's the time to set ctrl in sysinfo now; */

2
src/mainboard/iei/kino-780am2-fam10/romstage.c
View File

@ -182,7 +182,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/jetway/pa78vm5/romstage.c
View File

@ -187,7 +187,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/msi/ms9652_fam10/romstage.c
View File

@ -219,7 +219,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
if (wants_reset)

2
src/mainboard/supermicro/h8dmr_fam10/romstage.c
View File

@ -216,7 +216,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
if (wants_reset)

2
src/mainboard/supermicro/h8qgi/romstage.c
View File

@ -94,7 +94,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
distinguish_cpu_resets(0);
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x40);

2
src/mainboard/supermicro/h8qme_fam10/romstage.c
View File

@ -280,7 +280,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
if (wants_reset)

2
src/mainboard/supermicro/h8scm/romstage.c
View File

@ -88,7 +88,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
distinguish_cpu_resets(0);
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x40);

2
src/mainboard/supermicro/h8scm_fam10/romstage.c
View File

@ -196,7 +196,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x3B);

2
src/mainboard/tyan/s2912_fam10/romstage.c
View File

@ -215,7 +215,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
if (!warm_reset_detect(0)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
if (wants_reset)

2
src/mainboard/tyan/s8226/romstage.c
View File

@ -97,7 +97,7 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
distinguish_cpu_resets(0);
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
post_code(0x40);

2
src/southbridge/amd/sr5650/early_setup.c
View File

@ -293,7 +293,7 @@ void sr5650_htinit_dect_and_enable_isochronous_link(void)
if (!((pci_read_config32(sr5650_f0, 0xc8) >> 12) & 0x1)) {
printk(BIOS_INFO, "...WARM RESET...\n\n\n");
soft_reset();
die("After soft_reset_x - shouldn't see this message!!!\n");
die("After soft_reset - shouldn't see this message!!!\n");
}
}
}