*** empty log message ***
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1256 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
parent
097e6497ab
commit
ed46258ca9
|
@ -9,7 +9,7 @@ extern unsigned _iseg[];
|
||||||
extern unsigned _liseg[];
|
extern unsigned _liseg[];
|
||||||
extern unsigned _eliseg[];
|
extern unsigned _eliseg[];
|
||||||
|
|
||||||
void (*hardwaremain)(int) = _iseg;
|
void (*hardwaremain)(int) = (void (*)(int))_iseg;
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* At this point we're running out of flash with our
|
* At this point we're running out of flash with our
|
||||||
|
|
|
@ -237,6 +237,12 @@ define _RESET
|
||||||
export always
|
export always
|
||||||
comment "Hardware reset vector address"
|
comment "Hardware reset vector address"
|
||||||
end
|
end
|
||||||
|
define _EXCEPTION_VECTORS
|
||||||
|
default {_ROMBASE+0x100}
|
||||||
|
format "0x%x"
|
||||||
|
export always
|
||||||
|
comment "Address of exception vector table"
|
||||||
|
end
|
||||||
define STACK_SIZE
|
define STACK_SIZE
|
||||||
default 0x2000
|
default 0x2000
|
||||||
format "0x%x"
|
format "0x%x"
|
||||||
|
@ -255,22 +261,22 @@ define _RAMBASE
|
||||||
export always
|
export always
|
||||||
comment "Base address of LinuxBIOS in RAM"
|
comment "Base address of LinuxBIOS in RAM"
|
||||||
end
|
end
|
||||||
define USE_CACHE_RAM
|
define USE_DCACHE_RAM
|
||||||
default 0
|
default 0
|
||||||
export used
|
export used
|
||||||
comment "Use cache as temporary RAM if possible"
|
comment "Use data cache as temporary RAM if possible"
|
||||||
end
|
end
|
||||||
define CACHE_RAM_BASE
|
define DCACHE_RAM_BASE
|
||||||
default 0x00200000
|
default none
|
||||||
format "0x%x"
|
format "0x%x"
|
||||||
export always
|
export used
|
||||||
comment "Base address of cache when using it for temporary RAM"
|
comment "Base address of data cache when using it for temporary RAM"
|
||||||
end
|
end
|
||||||
define CACHE_RAM_SIZE
|
define DCACHE_RAM_SIZE
|
||||||
default 0x00004000
|
default none
|
||||||
format "0x%x"
|
format "0x%x"
|
||||||
export always
|
export used
|
||||||
comment "Size of cache when using it for temporary RAM"
|
comment "Size of data cache when using it for temporary RAM"
|
||||||
end
|
end
|
||||||
define XIP_ROM_BASE
|
define XIP_ROM_BASE
|
||||||
default 0
|
default 0
|
||||||
|
@ -351,33 +357,30 @@ define DEFAULT_CONSOLE_LOGLEVEL
|
||||||
export always
|
export always
|
||||||
comment "Console will log at this level unless changed"
|
comment "Console will log at this level unless changed"
|
||||||
end
|
end
|
||||||
|
|
||||||
define MAXIMUM_CONSOLE_LOGLEVEL
|
define MAXIMUM_CONSOLE_LOGLEVEL
|
||||||
default 8
|
default 8
|
||||||
export always
|
export always
|
||||||
comment "Error messages up to this level can be printed"
|
comment "Error messages up to this level can be printed"
|
||||||
end
|
end
|
||||||
|
|
||||||
define NO_POST
|
define NO_POST
|
||||||
default none
|
default none
|
||||||
export always
|
export always
|
||||||
comment "Disable POST codes"
|
comment "Disable POST codes"
|
||||||
end
|
end
|
||||||
|
|
||||||
define TTYS0_BASE
|
define TTYS0_BASE
|
||||||
default 0x3f8
|
default 0x3f8
|
||||||
|
format "0x%x"
|
||||||
export always
|
export always
|
||||||
comment "Base address for 8250 uart for the serial console"
|
comment "Base address for 8250 uart for the serial console"
|
||||||
end
|
end
|
||||||
|
|
||||||
define TTYS0_BAUD
|
define TTYS0_BAUD
|
||||||
default 115200
|
default 115200
|
||||||
export always
|
export always
|
||||||
comment "Default baud rate for serial console"
|
comment "Default baud rate for serial console"
|
||||||
end
|
end
|
||||||
|
|
||||||
define TTYS0_LCS
|
define TTYS0_LCS
|
||||||
default 0x3
|
default 0x3
|
||||||
|
format "0x%x"
|
||||||
export always
|
export always
|
||||||
comment "Default flow control settings for the 8250 serial console uart"
|
comment "Default flow control settings for the 8250 serial console uart"
|
||||||
end
|
end
|
||||||
|
@ -406,18 +409,17 @@ define CONFIG_SYS_CLK_FREQ
|
||||||
export used
|
export used
|
||||||
comment "System clock frequency in MHz"
|
comment "System clock frequency in MHz"
|
||||||
end
|
end
|
||||||
|
|
||||||
define CONFIG_KEYBOARD
|
define CONFIG_KEYBOARD
|
||||||
default 0
|
default 0
|
||||||
export used
|
export used
|
||||||
comment "Run PC keyboard enable code"
|
comment "Run PC keyboard enable code"
|
||||||
end
|
end
|
||||||
|
|
||||||
define CONFIG_LEGACY_VGABIOS
|
define CONFIG_LEGACY_VGABIOS
|
||||||
default 0
|
default 0
|
||||||
export used
|
export used
|
||||||
comment "Support for legacy VGA BIOS"
|
comment "Support for legacy VGA BIOS"
|
||||||
end
|
end
|
||||||
|
|
||||||
###############################################
|
###############################################
|
||||||
# SMP options
|
# SMP options
|
||||||
###############################################
|
###############################################
|
||||||
|
@ -514,6 +516,39 @@ define IDE_OFFSET
|
||||||
comment "Sector at which to start searching for boot image"
|
comment "Sector at which to start searching for boot image"
|
||||||
end
|
end
|
||||||
|
|
||||||
|
###############################################
|
||||||
|
# Options for memory mapped I/O
|
||||||
|
###############################################
|
||||||
|
|
||||||
|
define PCIC0_CFGADDR
|
||||||
|
default none
|
||||||
|
format "0x%x"
|
||||||
|
export used
|
||||||
|
comment "PCI Configuration Address Register"
|
||||||
|
end
|
||||||
|
define PCIC0_CFGDATA
|
||||||
|
default none
|
||||||
|
format "0x%x"
|
||||||
|
export used
|
||||||
|
comment "PCI Configuration Data Register"
|
||||||
|
end
|
||||||
|
define UART0_IO_BASE
|
||||||
|
default none
|
||||||
|
format "0x%x"
|
||||||
|
export used
|
||||||
|
comment "UART 0 base address"
|
||||||
|
end
|
||||||
|
|
||||||
|
###############################################
|
||||||
|
# Options for embedded systems
|
||||||
|
###############################################
|
||||||
|
|
||||||
|
define EMBEDDED_RAM_SIZE
|
||||||
|
default none
|
||||||
|
export used
|
||||||
|
comment "Embedded boards generally have fixed RAM size"
|
||||||
|
end
|
||||||
|
|
||||||
###############################################
|
###############################################
|
||||||
# Misc options
|
# Misc options
|
||||||
###############################################
|
###############################################
|
||||||
|
|
Loading…
Reference in New Issue