GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/kukui: Add Micron 8GB discrete LPDDR4X DDR support 

Support 8GB MT53E2G32D4NQ-046 discrete DDR bootup.

BUG=b:159301679
BRANCH=kukui
TEST=Boots correctly on Kukui.

Change-Id: Ide01f029c5ebd6c3ae6350f73f3c60b818d51353
Signed-off-by: Huayang Duan <huayang.duan@mediatek.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44011
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Yu-Ping Wu <yupingso@google.com>
This commit is contained in:
Huayang Duan 2020-07-23 14:35:39 +08:00 committed by Patrick Georgi
parent 6b297c07c3
commit eef0152cc4
3 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/mainboard/google/kukui/sdram_configs.c
View File

@ -20,6 +20,7 @@ static const char *const sdram_configs[] = {
[6] = "sdram-lpddr4x-KMDV6001DA-B620-4GB", [6] = "sdram-lpddr4x-KMDV6001DA-B620-4GB",
[7] = "sdram-lpddr4x-SDADA4CR-128G-4GB", [7] = "sdram-lpddr4x-SDADA4CR-128G-4GB",
[8] = "sdram-lpddr4x-K4UBE3D4AA-MGCL-4GB", [8] = "sdram-lpddr4x-K4UBE3D4AA-MGCL-4GB",
[9] = "sdram-lpddr4x-MT53E2G32D4NQ-046-8GB",
[10] = "sdram-lpddr4x-H9HCNNNCPMMLXR-NEE-4GB", [10] = "sdram-lpddr4x-H9HCNNNCPMMLXR-NEE-4GB",
#endif #endif
}; };

1
src/mainboard/google/kukui/sdram_params/Makefile.inc
View File

@ -14,6 +14,7 @@ else
sdram-params += sdram-lpddr4x-KMDV6001DA-B620-4GB sdram-params += sdram-lpddr4x-KMDV6001DA-B620-4GB
sdram-params += sdram-lpddr4x-SDADA4CR-128G-4GB sdram-params += sdram-lpddr4x-SDADA4CR-128G-4GB
sdram-params += sdram-lpddr4x-H9HCNNNCPMMLXR-NEE-4GB sdram-params += sdram-lpddr4x-H9HCNNNCPMMLXR-NEE-4GB
sdram-params += sdram-lpddr4x-MT53E2G32D4NQ-046-8GB
endif endif
$(foreach params,$(sdram-params), \ $(foreach params,$(sdram-params), \

26
src/mainboard/google/kukui/sdram_params/sdram-lpddr4x-MT53E2G32D4NQ-046-8GB.c Normal file
View File

@ -0,0 +1,26 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#include <soc/emi.h>
struct sdram_params params = {
.source = DRAMC_PARAM_SOURCE_SDRAM_CONFIG,
.frequency = 1600,
.wr_level = {
[CHANNEL_A] = { {0x1F, 0x19}, {0x20, 0x1A} },
[CHANNEL_B] = { {0x22, 0x1E}, {0x22, 0x1E} }
},
.cbt_cs_dly = {
[CHANNEL_A] = {0x5, 0x4},
[CHANNEL_B] = {0x8, 0x8}
},
.cbt_final_vref = {
[CHANNEL_A] = {0x56, 0x56},
[CHANNEL_B] = {0x56, 0x56}
},
.emi_cona_val = 0xF053F154,
.emi_conh_val = 0x44440003,
.emi_conf_val = 0x00421000,
.chn_emi_cona_val = {0x0444F051, 0x0444F051},
.cbt_mode_extern = CBT_NORMAL_MODE,
.delay_cell_unit = 868,
};