GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

src/mainboard: Use 'const' to set pnp_devfn_t statically 

Change-Id: I50ac6914fadc02491df2eccb437eada89fd12b82
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40272
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Elyes HAOUAS 2020-04-08 12:15:16 +02:00 committed by Patrick Georgi
parent 4f771fe98b
commit efc3d04af2
6 changed files with 8 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/asus/f2a85-m/bootblock.c
View File

@ -24,8 +24,8 @@ static void sbxxx_enable_48mhzout(void)
static void superio_init_m(void)
{
pnp_devfn_t uart = PNP_DEV(0x2e, IT8728F_SP1);
pnp_devfn_t gpio = PNP_DEV(0x2e, IT8728F_GPIO);
const pnp_devfn_t uart = PNP_DEV(0x2e, IT8728F_SP1);
const pnp_devfn_t gpio = PNP_DEV(0x2e, IT8728F_GPIO);
ite_kill_watchdog(gpio);
ite_enable_serial(uart, CONFIG_TTYS0_BASE);
@ -34,7 +34,7 @@ static void superio_init_m(void)
static void superio_init_m_pro(void)
{
pnp_devfn_t uart = PNP_DEV(0x2e, NCT6779D_SP1);
const pnp_devfn_t uart = PNP_DEV(0x2e, NCT6779D_SP1);
nuvoton_enable_serial(uart, CONFIG_TTYS0_BASE);
}

4
src/mainboard/getac/p470/early_init.c
View File

@ -66,9 +66,7 @@ static void pnp_exit_ext_func_mode(pnp_devfn_t dev)
void bootblock_mainboard_early_init(void)
{
pnp_devfn_t dev;
dev = PNP_DEV(0x4e, 0x00);
const pnp_devfn_t dev = PNP_DEV(0x4e, 0x00);
pnp_enter_ext_func_mode(dev);
pnp_write_config(dev, 0x02, 0x0e); // UART power

2
src/mainboard/kontron/ktqm77/early_init.c
View File

@ -35,7 +35,7 @@ void bootblock_mainboard_early_init(void)
{
int lvds_3v = 0; /* 0 (5V) or 1 (3V3) */
int dis_bl_inv = 1; /* backlight inversion: 1 = disabled, 0 = enabled */
pnp_devfn_t dev = PNP_DEV(0x2e, 0x9);
const pnp_devfn_t dev = PNP_DEV(0x2e, 0x9);
pnp_enter_conf_state(dev);
pnp_write_config(dev, 0x29, 0x02); /* Pins 119, 120 are GPIO21, 20 */
pnp_write_config(dev, 0x30, 0x03); /* Enable GPIO2+3 */

2
src/mainboard/lenovo/t60/early_init.c
View File

@ -22,7 +22,7 @@ void mainboard_lpc_decode(void)
static void early_superio_config(void)
{
int timeout = 100000;
pnp_devfn_t dev = PNP_DEV(0x2e, 3);
const pnp_devfn_t dev = PNP_DEV(0x2e, 3);
pnp_write_config(dev, 0x29, 0xa0);

2
src/mainboard/lenovo/x60/early_init.c
View File

@ -22,7 +22,7 @@ void mainboard_lpc_decode(void)
static void early_superio_config(void)
{
int timeout = 100000;
pnp_devfn_t dev = PNP_DEV(0x2e, 3);
const pnp_devfn_t dev = PNP_DEV(0x2e, 3);
pnp_write_config(dev, 0x29, 0x06);

4
src/mainboard/roda/rk886ex/early_init.c
View File

@ -35,9 +35,7 @@ void mainboard_lpc_decode(void)
void bootblock_mainboard_early_init(void)
{
pnp_devfn_t dev;
dev = PNP_DEV(0x2e, 0x00);
const pnp_devfn_t dev = PNP_DEV(0x2e, 0x00);
pnp_enter_conf_state(dev);
pnp_write_config(dev, 0x01, 0x94); /* Extended Parport modes */