GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/siemens/{mc_apl1,...,mc_apl6}: Disable SATA ALPM support 

Aggressive Link Power Management are no longer supported on these
mainboards and must therefore be disabled. This feature can have a
negative impact on the real-time behavior of the systems.

TEST:
- Boot into system software on mc_apl1

Change-Id: I8b08381743018790a20273ea1f61e5b0a56e6015
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61402
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
This commit is contained in:
Mario Scheithauer 2022-01-26 11:53:00 +01:00 committed by Felix Held
parent b11f381740
commit f023270a68
6 changed files with 18 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/mainboard/siemens/mc_apl1/variants/mc_apl1/devicetree.cb
View File

@ -72,7 +72,9 @@ chip soc/intel/apollolake
device pci 0e.0 on end # - Audio
device pci 0f.0 on end # - CSE
device pci 11.0 on end # - ISH
device pci 12.0 on end # - SATA
device pci 12.0 on # - SATA
register "DisableSataSalpSupport" = "1"
end
device pci 13.0 on # - RP 2 - PCIe A 0 - MACPHY
register "pcie_rp_clkreq_pin[2]" = "0"
register "pcie_rp_hotplug_enable[2]" = "0"

4
src/mainboard/siemens/mc_apl1/variants/mc_apl2/devicetree.cb
View File

@ -70,7 +70,9 @@ chip soc/intel/apollolake
device pci 0e.0 on end # - Audio
device pci 0f.0 on end # - CSE
device pci 11.0 on end # - ISH
device pci 12.0 on end # - SATA
device pci 12.0 on # - SATA
register "DisableSataSalpSupport" = "1"
end
device pci 13.0 on # - RP 2 - PCIe A 0
register "pcie_rp_clkreq_pin[2]" = "CLKREQ_DISABLED"
register "pcie_rp_hotplug_enable[2]" = "0"

4
src/mainboard/siemens/mc_apl1/variants/mc_apl3/devicetree.cb
View File

@ -67,7 +67,9 @@ chip soc/intel/apollolake
device pci 0e.0 on end # - Audio
device pci 0f.0 on end # - CSE
device pci 11.0 on end # - ISH
device pci 12.0 on end # - SATA
device pci 12.0 on # - SATA
register "DisableSataSalpSupport" = "1"
end
device pci 13.0 on # - RP 2 - PCIe A 0
register "pcie_rp_clkreq_pin[2]" = "CLKREQ_DISABLED"
register "pcie_rp_hotplug_enable[2]" = "0"

4
src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb
View File

@ -51,7 +51,9 @@ chip soc/intel/apollolake
device pci 0e.0 on end # - Audio
device pci 0f.0 on end # - CSE
device pci 11.0 on end # - ISH
device pci 12.0 on end # - SATA
device pci 12.0 on # - SATA
register "DisableSataSalpSupport" = "1"
end
device pci 13.0 on # - RP 2 - PCIe A 0
register "pcie_rp_clkreq_pin[2]" = "CLKREQ_DISABLED"
register "pcie_rp_hotplug_enable[2]" = "0"

4
src/mainboard/siemens/mc_apl1/variants/mc_apl5/devicetree.cb
View File

@ -70,7 +70,9 @@ chip soc/intel/apollolake
device pci 0e.0 on end # - Audio
device pci 0f.0 on end # - CSE
device pci 11.0 on end # - ISH
device pci 12.0 on end # - SATA
device pci 12.0 on # - SATA
register "DisableSataSalpSupport" = "1"
end
device pci 13.0 on # - RP 2 - PCIe A 0
register "pcie_rp_clkreq_pin[2]" = "0"
register "pcie_rp_hotplug_enable[2]" = "0"

4
src/mainboard/siemens/mc_apl1/variants/mc_apl6/devicetree.cb
View File

@ -41,7 +41,9 @@ chip soc/intel/apollolake
device pci 0e.0 on end # - Audio
device pci 0f.0 on end # - CSE
device pci 11.0 on end # - ISH
device pci 12.0 on end # - SATA
device pci 12.0 on # - SATA
register "DisableSataSalpSupport" = "1"
end
device pci 13.0 on # - RP 2 - PCIe A 0
register "pcie_rp_clkreq_pin[2]" = "CLKREQ_DISABLED"
register "pcie_rp_hotplug_enable[2]" = "0"