GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/amd/picasso/acpi/sb_pci0_fch: replace Memory32Fixed with DWordMemory 

This brings the ACPI code more in line with both what the new code for
the AMD SoCs will do and also what the current Intel code does. This was
mainly done to have a reduced delta to the new AMD domain resource
handling functions to debug it, but it might still be useful to upstream
this change.

Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Change-Id: I8cca05976b1c9d4e994e407b8c0197da7dd35eb2
Reviewed-on: https://review.coreboot.org/c/coreboot/+/75487
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com>
Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
This commit is contained in:
Felix Held 2023-05-27 00:00:53 +02:00
parent 3289a3916b
commit f167df4d3f
1 changed files with 20 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
src/soc/amd/picasso/acpi/sb_pci0_fch.asl
View File

@ -59,23 +59,33 @@ Name(CRES, ResourceTemplate() {
0xf300 /* length */ 0xf300 /* length */
) )
Memory32Fixed(READONLY, 0x000a0000, 0x00020000, VGAM) /* VGA memory space */ /* VGA memory (0xa0000-0xbffff) */
Memory32Fixed(READONLY, 0x000c0000, 0x00020000, EMM1) /* Assume C0000-E0000 empty */ DWordMemory (ResourceProducer, PosDecode, MinFixed, MaxFixed,
Cacheable, ReadWrite,
0x00000000, 0x000a0000, 0x000bffff, 0x00000000,
0x00020000)
DWordMemory (ResourceProducer, PosDecode, MinFixed, MaxFixed,
Cacheable, ReadOnly,
0x00000000, 0x000c0000, 0x000dffff, 0x00000000,
0x00020000)
/* memory space for PCI BARs below 4GB */ /* memory space for PCI BARs below 4GB */
Memory32Fixed(ReadOnly, 0x00000000, 0x00000000, MMIO) DWordMemory (ResourceProducer, PosDecode, MinFixed, MaxFixed,
NonCacheable, ReadWrite,
0x00000000, 0x00000000, 0x00000000, 0x00000000,
0x00000000,,, PM01)
}) /* End Name(_SB.PCI0.CRES) */ }) /* End Name(_SB.PCI0.CRES) */
Method(_CRS, 0) { Method(_CRS, 0) {
/* DBGO("\\_SB\\PCI0\\_CRS\n") */ /* Find PCI resource area in CRES */
CreateDWordField(CRES, ^MMIO._BAS, MM1B) CreateDwordField (CRES, ^PM01._MIN, P1MN)
CreateDWordField(CRES, ^MMIO._LEN, MM1L) CreateDwordField (CRES, ^PM01._MAX, P1MX)
CreateDwordField (CRES, ^PM01._LEN, P1LN)
/* Declare memory between TOM1 and MMCONF as available for PCI MMIO. */ /* Declare memory between TOM1 and MMCONF as available for PCI MMIO. */
MM1B = TOM1 P1MN = TOM1
Local0 = CONFIG_ECAM_MMCONF_BASE_ADDRESS P1MX = CONFIG_ECAM_MMCONF_BASE_ADDRESS - 1
Local0 -= TOM1 P1LN = P1MX - P1MN + 1
MM1L = Local0
CreateWordField(CRES, ^PSB0._MAX, BMAX) CreateWordField(CRES, ^PSB0._MAX, BMAX)
CreateWordField(CRES, ^PSB0._LEN, BLEN) CreateWordField(CRES, ^PSB0._LEN, BLEN)