nb/amd/mct_ddr3: Remove spurious Addl_Index variable in dqsTrainMaxRdLatency_SW_Fam15()
Change-Id: Ic3f636983cf6ba2796ee56e2a25b56513a4343c1 Signed-off-by: Timothy Pearson <tpearson@raptorengineeringinc.com> Reviewed-on: https://review.coreboot.org/14148 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
parent
263522db97
commit
f1d807c5c6
|
@ -1555,7 +1555,6 @@ static void dqsTrainMaxRdLatency_SW_Fam15(struct MCTStatStruc *pMCTstat,
|
|||
struct DCTStatStruc *pDCTstat)
|
||||
{
|
||||
u8 Channel;
|
||||
u8 Addl_Index = 0;
|
||||
u8 Receiver;
|
||||
u8 _DisableDramECC = 0, _Wrap32Dis = 0, _SSE2 = 0;
|
||||
u32 Errors;
|
||||
|
@ -1629,10 +1628,9 @@ static void dqsTrainMaxRdLatency_SW_Fam15(struct MCTStatStruc *pMCTstat,
|
|||
* This is essentially looping over each DIMM.
|
||||
*/
|
||||
for (; Receiver < 8; Receiver += 2) {
|
||||
Addl_Index = (Receiver >> 1) * 3 + 0x10;
|
||||
dimm = (Receiver >> 1);
|
||||
|
||||
print_debug_dqs("\t\tTrainMaxRdLatency52: index ", Addl_Index, 2);
|
||||
print_debug_dqs("\t\tTrainMaxRdLatency52: Receiver ", Receiver, 2);
|
||||
|
||||
if (!mct_RcvrRankEnabled_D(pMCTstat, pDCTstat, Channel, Receiver)) {
|
||||
continue;
|
||||
|
|
Loading…
Reference in New Issue