soc/intel/cannonlake: Enable FSP to use coreboot stack for cometlake
FSP v1263 for CML supports FSP to use coreboot stack. This change selects common stack config, that enables coreboot to support share stack with FSP. BUG=b:133398276 Change-Id: I4098a4374363ca6f3c86c396d097f9eabc9a28fe Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34130 Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
9247e86f28
commit
f2ad8b3517
|
@ -36,6 +36,7 @@ config SOC_INTEL_COMETLAKE
|
||||||
bool
|
bool
|
||||||
select SOC_INTEL_CANNONLAKE_BASE
|
select SOC_INTEL_CANNONLAKE_BASE
|
||||||
select MICROCODE_BLOB_UNDISCLOSED
|
select MICROCODE_BLOB_UNDISCLOSED
|
||||||
|
select FSP_USES_CB_STACK
|
||||||
help
|
help
|
||||||
Intel Cometlake support
|
Intel Cometlake support
|
||||||
|
|
||||||
|
@ -122,6 +123,7 @@ config DCACHE_RAM_SIZE
|
||||||
|
|
||||||
config DCACHE_BSP_STACK_SIZE
|
config DCACHE_BSP_STACK_SIZE
|
||||||
hex
|
hex
|
||||||
|
default 0x20000 if FSP_USES_CB_STACK
|
||||||
default 0x4000
|
default 0x4000
|
||||||
help
|
help
|
||||||
The amount of anticipated stack usage in CAR by bootblock and
|
The amount of anticipated stack usage in CAR by bootblock and
|
||||||
|
|
Loading…
Reference in New Issue