nb/intel/e7505: Hook up PCI domain and CPU ops to devicetree
Change-Id: I70fb470b63ddd06f1d1e34deaea296d81e24f75f Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/70058 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
8b8ada6fdb
commit
f2b9852a8e
|
@ -3,9 +3,11 @@
|
||||||
chip northbridge/intel/e7505
|
chip northbridge/intel/e7505
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
|
ops e7505_cpu_bus_ops
|
||||||
end
|
end
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
|
ops e7505_pci_domain_ops
|
||||||
device pci 0.0 on end # Chipset host controller
|
device pci 0.0 on end # Chipset host controller
|
||||||
device pci 0.1 on end # Host RASUM controller
|
device pci 0.1 on end # Host RASUM controller
|
||||||
device pci 2.0 on # Hub interface B
|
device pci 2.0 on # Hub interface B
|
||||||
|
|
|
@ -55,7 +55,7 @@ static void mch_domain_set_resources(struct device *dev)
|
||||||
assign_resources(dev->link_list);
|
assign_resources(dev->link_list);
|
||||||
}
|
}
|
||||||
|
|
||||||
static struct device_operations pci_domain_ops = {
|
struct device_operations e7505_pci_domain_ops = {
|
||||||
.read_resources = mch_domain_read_resources,
|
.read_resources = mch_domain_read_resources,
|
||||||
.set_resources = mch_domain_set_resources,
|
.set_resources = mch_domain_set_resources,
|
||||||
.scan_bus = pci_domain_scan_bus,
|
.scan_bus = pci_domain_scan_bus,
|
||||||
|
@ -63,23 +63,12 @@ static struct device_operations pci_domain_ops = {
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
||||||
static struct device_operations cpu_bus_ops = {
|
struct device_operations e7505_cpu_bus_ops = {
|
||||||
.read_resources = noop_read_resources,
|
.read_resources = noop_read_resources,
|
||||||
.set_resources = noop_set_resources,
|
.set_resources = noop_set_resources,
|
||||||
.init = mp_cpu_bus_init,
|
.init = mp_cpu_bus_init,
|
||||||
};
|
};
|
||||||
|
|
||||||
static void enable_dev(struct device *dev)
|
|
||||||
{
|
|
||||||
/* Set the operations if it is a special bus type */
|
|
||||||
if (dev->path.type == DEVICE_PATH_DOMAIN) {
|
|
||||||
dev->ops = &pci_domain_ops;
|
|
||||||
} else if (dev->path.type == DEVICE_PATH_CPU_CLUSTER) {
|
|
||||||
dev->ops = &cpu_bus_ops;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
struct chip_operations northbridge_intel_e7505_ops = {
|
struct chip_operations northbridge_intel_e7505_ops = {
|
||||||
CHIP_NAME("Intel E7505 Northbridge")
|
CHIP_NAME("Intel E7505 Northbridge")
|
||||||
.enable_dev = enable_dev,
|
|
||||||
};
|
};
|
||||||
|
|
Loading…
Reference in New Issue