GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/nvidia,qualcomm: Fix indirect includes 

Avoid indirect <vc/google/chromeos/chromeos.h> as the
files really only need <security/vboot/vboot_common.h>.

Change-Id: Ic02bd5dcdde0bb5c8be0e2c52c20048ed0d4ad94
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/58949
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@mailbox.org>
Reviewed-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
Kyösti Mälkki 2021-11-04 16:51:45 +02:00 committed by Felix Held
parent 586b1beb9c
commit f40a25bb11
4 changed files with 2 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/google/gale/verstage.c
View File

@ -2,7 +2,7 @@
#include <delay.h>
#include <gpio.h>
#include <soc/verstage.h>
#include <security/vboot/vboot_common.h>
#define TPM_RESET_GPIO 19

2
src/soc/nvidia/tegra124/verstage.c
View File

@ -5,10 +5,10 @@
#include <arch/hlt.h>
#include <arch/stages.h>
#include <program_loading.h>
#include <security/vboot/vboot_common.h>
#include <soc/cache.h>
#include <soc/early_configs.h>
#include <symbols.h>
#include <vendorcode/google/chromeos/chromeos.h>
static void enable_cache(void)
{

8
src/soc/nvidia/tegra210/include/soc/verstage.h
View File

@ -1,8 +0,0 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_NVIDIA_TEGRA210_SOC_VERSTAGE_H__
#define __SOC_NVIDIA_TEGRA210_SOC_VERSTAGE_H__
#include <vendorcode/google/chromeos/chromeos.h>
#endif /* __SOC_NVIDIA_TEGRA210_SOC_VERSTAGE_H__ */

8
src/soc/qualcomm/ipq40xx/include/soc/verstage.h
View File

@ -1,8 +0,0 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __SOC_QUALCOMM_IPQ40XX_INCLUDE_SOC_VERSTAGE_H__
#define __SOC_QUALCOMM_IPQ40XX_INCLUDE_SOC_VERSTAGE_H__
#include <vendorcode/google/chromeos/chromeos.h>
#endif /* __SOC_QUALCOMM_IPQ40XX_INCLUDE_SOC_VERSTAGE_H__ */