GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

more motherboard specific cleanups 

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1089 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer 2003-08-28 15:08:43 +00:00
parent f5f10d1097
commit f4440e65a4
7 changed files with 27 additions and 60 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/mainboard/amd/quartet/auto.c
View File

@ -91,6 +91,11 @@ static inline int spd_read_byte(unsigned device, unsigned address)
return smbus_read_byte(device, address);
}
/* no specific code here. this should go away completely */
static void coherent_ht_mainboard(unsigned cpus)
{
}
#include "northbridge/amd/amdk8/cpu_ldtstop.c"
#include "southbridge/amd/amd8111/amd8111_ldtstop.c"

5
src/mainboard/amd/solo/auto.c
View File

@ -41,6 +41,11 @@ static inline int spd_read_byte(unsigned device, unsigned address)
return smbus_read_byte(device, address);
}
/* no specific code here. this should go away completely */
static void coherent_ht_mainboard(unsigned cpus)
{
}
#include "northbridge/amd/amdk8/cpu_ldtstop.c"
#include "southbridge/amd/amd8111/amd8111_ldtstop.c"

5
src/mainboard/arima/hdama/auto.c
View File

@ -85,6 +85,11 @@ static inline int spd_read_byte(unsigned device, unsigned address)
return smbus_read_byte(device, address);
}
/* no specific code here. this should go away completely */
static void coherent_ht_mainboard(unsigned cpus)
{
}
#include "northbridge/amd/amdk8/cpu_ldtstop.c"
#include "southbridge/amd/amd8111/amd8111_ldtstop.c"

3
src/mainboard/tyan/s2880/auto.c
View File

@ -81,6 +81,9 @@ static inline int spd_read_byte(unsigned device, unsigned address)
return smbus_read_byte(device, address);
}
/* include mainboard specific ht code */
#include "hypertransport.c"
#include "northbridge/amd/amdk8/cpu_ldtstop.c"
#include "southbridge/amd/amd8111/amd8111_ldtstop.c"

3
src/mainboard/tyan/s2882/auto.c
View File

@ -81,6 +81,9 @@ static inline int spd_read_byte(unsigned device, unsigned address)
return smbus_read_byte(device, address);
}
/* include mainboard specific ht code */
#include "hypertransport.c"
#include "northbridge/amd/amdk8/cpu_ldtstop.c"
#include "southbridge/amd/amd8111/amd8111_ldtstop.c"

5
src/mainboard/tyan/s2885/auto.c
View File

@ -81,11 +81,14 @@ static inline int spd_read_byte(unsigned device, unsigned address)
return smbus_read_byte(device, address);
}
/* include mainboard specific ht code */
#include "hypertransport.c"
#include "northbridge/amd/amdk8/cpu_ldtstop.c"
#include "southbridge/amd/amd8111/amd8111_ldtstop.c"
#include "northbridge/amd/amdk8/raminit.c"
#include "northbridge/amd/amdk8/coherent_ht.1.c"
#include "northbridge/amd/amdk8/coherent_ht.c"
#include "sdram/generic_sdram.c"
#include "resourcemap.c" /* tyan does not want the default */

61
src/northbridge/amd/amdk8/coherent_ht.c
View File

@ -436,42 +436,6 @@ static unsigned int cpuid(unsigned int op)
static void coherent_ht_finalize(unsigned cpus)
{
//BY LYH
#if 1
static const unsigned int register_values[] = {
PCI_ADDR(0, 0x18, 0, 0x84), 0x88ff9c05, 0x11000020,
PCI_ADDR(0, 0x18, 0, 0xa4), 0x88ff9c05, 0x11000020,
PCI_ADDR(0, 0x18, 0, 0xc4), 0x88ff9c05, 0x770000d0,
PCI_ADDR(0, 0x19, 0, 0x84), 0x88ff9c05, 0x770000d0,
PCI_ADDR(0, 0x19, 0, 0xa4), 0x88ff9c05, 0x11000020,
PCI_ADDR(0, 0x19, 0, 0xc4), 0x88ff9c05, 0x770000d0,
PCI_ADDR(0, 0x18, 0, 0x88), 0xfffff0ff, 0x00000400,
PCI_ADDR(0, 0x18, 0, 0xa8), 0xfffff0ff, 0x00000500,
PCI_ADDR(0, 0x18, 0, 0xc8), 0xfffff0ff, 0x00000000,
PCI_ADDR(0, 0x19, 0, 0x88), 0xfffff0ff, 0x00000000,
PCI_ADDR(0, 0x19, 0, 0xa8), 0xfffff0ff, 0x00000500,
PCI_ADDR(0, 0x19, 0, 0xc8), 0xfffff0ff, 0x00000000,
PCI_ADDR(0, 0x18, 0, 0x94), 0xff0000ff, 0x00ff0000,
PCI_ADDR(0, 0x18, 0, 0xb4), 0xff0000ff, 0x00000000,
PCI_ADDR(0, 0x18, 0, 0xd4), 0xff0000ff, 0x00000000,
PCI_ADDR(0, 0x19, 0, 0x94), 0xff0000ff, 0x00000000,
PCI_ADDR(0, 0x19, 0, 0xb4), 0xff0000ff, 0x00000000,
PCI_ADDR(0, 0x19, 0, 0xd4), 0xff0000ff, 0x00000000,
};
int i;
int max;
device_t dev;
unsigned where;
unsigned long reg;
#endif
//BY LYH END
int node;
bool rev_a0;
@ -503,29 +467,6 @@ static void coherent_ht_finalize(unsigned cpus)
pci_write_config32(NODE_HT(node),0xd4,0);
}
}
//BY LYH
#if 1
print_debug("setting up coherent ht domain....\r\n");
max = sizeof(register_values)/sizeof(register_values[0]);
for(i = 0; i < max; i += 3) {
#if 0
print_debug_hex32(i);
print_debug(": ");
print_debug_hex32(register_values[i]);
print_debug(" <-");
print_debug_hex32(register_values[i+2]);
print_debug("\r\n");
#endif
dev = register_values[i] & ~0xff;
where = register_values[i] & 0xff;
reg = pci_read_config32(dev, where);
reg &= register_values[i+1];
reg |= register_values[i+2];
pci_write_config32(dev, where, reg);
}
#endif
//BY LYH END
#if 1
print_debug("done\r\n");
#endif
@ -546,5 +487,7 @@ static int setup_coherent_ht_domain(void)
#endif
coherent_ht_finalize(cpus);
/* this should probably go away again. */
coherent_ht_mainboard(cpus);
return reset_needed;
}