GNUBoot/coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

soc/amd/picasso/southbridge: drop unused sb_enable

Browse source 
Change-Id: I10a16c8f9db994ff33407619a7ab6e453b026b15
Signed-off-by: Felix Held <felix-coreboot@felixheld.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48440
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
This commit is contained in:
Felix Held 2020-12-08 02:29:11 +01:00
parent 187f59accb
commit f46105f099
2 changed files with 0 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
src/soc/amd/picasso/fch.c
View file

@ -95,11 +95,6 @@ void sb_clk_output_48Mhz(void)
misc_write32(MISC_CLK_CNTL1, ctrl); misc_write32(MISC_CLK_CNTL1, ctrl);
} }
void sb_enable(struct device *dev)
{
printk(BIOS_DEBUG, "%s\n", __func__);
}
static void sb_init_acpi_ports(void) static void sb_init_acpi_ports(void)
{ {
u32 reg; u32 reg;

1
src/soc/amd/picasso/include/soc/southbridge.h
View file

@ -197,7 +197,6 @@ typedef struct aoac_devs {
void enable_aoac_devices(void); void enable_aoac_devices(void);
void wait_for_aoac_enabled(unsigned int dev); void wait_for_aoac_enabled(unsigned int dev);
void sb_clk_output_48Mhz(void); void sb_clk_output_48Mhz(void);
void sb_enable(struct device *dev);
void southbridge_final(void *chip_info); void southbridge_final(void *chip_info);
void southbridge_init(void *chip_info); void southbridge_init(void *chip_info);
void fch_pre_init(void); void fch_pre_init(void);