imgtec/pistachio: increase CBFS cache
Increase CBFS cache size to allow for a bigger payload. Change-Id: I47404ba9bbe95f6610189b971504019c0a1a81f0 Signed-off-by: Ionela Voinescu <ionela.voinescu@imgtec.com> Reviewed-on: https://review.coreboot.org/12762 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
parent
fb5647a60b
commit
f6d3bd4815
|
@ -26,8 +26,8 @@ SECTIONS
|
||||||
DRAM_START(0x00000000)
|
DRAM_START(0x00000000)
|
||||||
/* DMA coherent area: accessed via KSEG1. */
|
/* DMA coherent area: accessed via KSEG1. */
|
||||||
DMA_COHERENT(0x00100000, 1M)
|
DMA_COHERENT(0x00100000, 1M)
|
||||||
POSTRAM_CBFS_CACHE(0x00200000, 192K)
|
POSTRAM_CBFS_CACHE(0x00200000, 512K)
|
||||||
RAMSTAGE(0x00230000, 128K)
|
RAMSTAGE(0x00280000, 128K)
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* GRAM becomes the SRAM. Accessed through KSEG0 in the bootblock
|
* GRAM becomes the SRAM. Accessed through KSEG0 in the bootblock
|
||||||
|
|
Loading…
Reference in New Issue