google/rambi: disable PCI device for unused i2c buses
Light sensor isn't used and ACPI already removed, so disable I2C5 bus interface as well. Disable I2C6 for devices without a touchscreen Change-Id: Ib0e041ae9131615ef1140bad064de5aae91f8ee4 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/19956 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
parent
fab0a49019
commit
f848ed091e
11 changed files with 15 additions and 15 deletions
|
@ -59,7 +59,7 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 on end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
|
|
|
@ -71,8 +71,8 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
device pci 1b.0 on end # HDA
|
||||
|
|
|
@ -68,7 +68,7 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 on end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
|
|
|
@ -71,8 +71,8 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.6 on end # I2C6
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
device pci 1b.0 on end # HDA
|
||||
|
|
|
@ -72,8 +72,8 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
device pci 1b.0 on end # HDA
|
||||
|
|
|
@ -71,7 +71,7 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
|
|
|
@ -73,7 +73,7 @@ chip soc/intel/baytrail
|
|||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
device pci 1b.0 on end # HDA
|
||||
|
|
|
@ -68,7 +68,7 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
|
|
|
@ -72,7 +72,7 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 on end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
|
|
|
@ -68,7 +68,7 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
|
|
|
@ -71,8 +71,8 @@ chip soc/intel/baytrail
|
|||
device pci 18.2 on end # I2C2
|
||||
device pci 18.3 off end # I2C3
|
||||
device pci 18.4 off end # I2C4
|
||||
device pci 18.5 on end # I2C5
|
||||
device pci 18.6 on end # I2C6
|
||||
device pci 18.5 off end # I2C5
|
||||
device pci 18.6 off end # I2C6
|
||||
device pci 18.7 off end # I2C7
|
||||
device pci 1a.0 on end # TXE
|
||||
device pci 1b.0 on end # HDA
|
||||
|
|
Loading…
Reference in a new issue