PC Engines ALIX.1C: Add CMOS defaults.
After removing power and the CMOS Battery, putting it back and booting coreboot we have: # ./nvramtool -a boot_option = Fallback last_boot = Fallback ECC_memory = Disable baud_rate = 115200 power_on_after_fail = Disable debug_level = Spew boot_first = HDD boot_second = Fallback_Floppy boot_third = Fallback_Network boot_index = 0xf boot_countdown = 0x7f nvramtool: Warning: Coreboot CMOS checksum is bad. Change-Id: Iba2701d4611cd2c2e5a2d76d41ffc23ed65574e8 Signed-off-by: Denis 'GNUtoo' Carikli <GNUtoo@no-log.org> Reviewed-on: http://review.coreboot.org/3229 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
parent
33cde9a0ba
commit
f90071faee
|
@ -12,6 +12,8 @@ config BOARD_SPECIFIC_OPTIONS # dummy
|
|||
select UDELAY_TSC
|
||||
select BOARD_ROMSIZE_KB_512
|
||||
select POWER_BUTTON_DEFAULT_DISABLE
|
||||
select HAVE_OPTION_TABLE
|
||||
select HAVE_CMOS_DEFAULT
|
||||
|
||||
config MAINBOARD_DIR
|
||||
string
|
||||
|
|
|
@ -0,0 +1,11 @@
|
|||
boot_option=Fallback
|
||||
last_boot=Fallback
|
||||
ECC_memory=Disable
|
||||
baud_rate=115200
|
||||
power_on_after_fail=Disable
|
||||
debug_level=Spew
|
||||
boot_first=HDD
|
||||
boot_second=Fallback_Floppy
|
||||
boot_third=Fallback_Network
|
||||
boot_index=0xf
|
||||
boot_countdown=0x7f
|
Loading…
Reference in New Issue