soc/amd/picasso: Correct a few GPIO names
Fix a handful of errors that slipped through in 2e0f2788
"soc/amd/picasso: Update GPIO configuration".
Change-Id: I5784ab3cd95abc28fdc80a3815d0a52d955cff26
Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36118
Reviewed-by: Martin Roth <martinroth@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
e1a59dcf93
commit
fabc0733e9
|
@ -121,9 +121,9 @@
|
|||
#define GPIO_3_IOMUX_GPIOxx 0
|
||||
#define GPIO_4_IOMUX_GPIOxx 0
|
||||
#define GPIO_5_IOMUX_GPIOxx 0
|
||||
#define GPIO_5_IOMUX_DEVSLP0_S5 1
|
||||
#define GPIO_5_IOMUX_DEVSLP0 1
|
||||
#define GPIO_6_IOMUX_GPIOxx 0
|
||||
#define GPIO_6_IOMUX_DEVSLP1_S5 1
|
||||
#define GPIO_6_IOMUX_DEVSLP1 1
|
||||
#define GPIO_7_IOMUX_GPIOxx 0
|
||||
#define GPIO_7_IOMUX_ACP_I2S_SDIN 1
|
||||
#define GPIO_8_IOMUX_GPIOxx 0
|
||||
|
@ -161,7 +161,7 @@
|
|||
#define GPIO_22_IOMUX_LPC_PME_L 0
|
||||
#define GPIO_22_IOMUX_EMMC_PRW_CTRL 1
|
||||
#define GPIO_22_IOMUX_GPIOxx 2
|
||||
#define GPIO_23_IOMUX_ACP_PRES 0
|
||||
#define GPIO_23_IOMUX_AC_PRES 0
|
||||
#define GPIO_23_IOMUX_SGPIO_LOAD 1
|
||||
#define GPIO_23_IOMUX_MDIO1_SDA 2
|
||||
#define GPIO_23_IOMUX_GPIOxx 3
|
||||
|
@ -240,7 +240,7 @@
|
|||
#define GPIO_100_IOMUX_GPIOxx 0
|
||||
#define GPIO_100_IOMUX_SD0_DATA3 1
|
||||
#define GPIO_104_IOMUX_LAD0 0
|
||||
#define GPIO_104_IOMUX_EMMC_SDATA0 1
|
||||
#define GPIO_104_IOMUX_EMMC_DATA0 1
|
||||
#define GPIO_104_IOMUX_GPIOxx 3
|
||||
#define GPIO_105_IOMUX_LAD1 0
|
||||
#define GPIO_105_IOMUX_EMMC_DATA1 1
|
||||
|
@ -252,7 +252,7 @@
|
|||
#define GPIO_107_IOMUX_EMMC_DATA3 1
|
||||
#define GPIO_107_IOMUX_GPIOxx 3
|
||||
#define GPIO_108_IOMUX_LDRQ0_L 0
|
||||
#define GPIO_108_IOMUX_ESPI_ALERT_D1 1
|
||||
#define GPIO_108_IOMUX_ESPI_ALERT_L 1
|
||||
#define GPIO_108_IOMUX_GPIOxx 2
|
||||
#define GPIO_109_IOMUX_LFRAME_L 0
|
||||
#define GPIO_109_IOMUX_EMMC_DS 1
|
||||
|
|
Loading…
Reference in New Issue