mb/asus/p8h61-m_pro: Fix function of pin 70
The board uses the pin for Deep S5, but the code was setting 3VSBSW. Change-Id: I81c865358002e6af500658efea851ab8c8202950 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40737 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
parent
76cedd2c29
commit
fada3e56c4
|
@ -90,7 +90,7 @@ chip northbridge/intel/sandybridge
|
|||
irq 0xe5 = 0x06
|
||||
irq 0xe6 = 0x0c
|
||||
irq 0xe7 = 0x11
|
||||
irq 0xf0 = 0x20
|
||||
irq 0xf0 = 0x00
|
||||
irq 0xf2 = 0x5d
|
||||
end
|
||||
device pnp 2e.b on # HWM, LED
|
||||
|
|
Loading…
Reference in New Issue