GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/supermicro/x11ssm-f: enable LTR for all root ports 

Follow vendor and enable LTR on all root ports to optimize for devices'
latency requirements and also optimize power management while preventing
failure due to wrongly guessing idle states, which happens without LTR.

Tested successfully. No errors show up in dmesg.

Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Change-Id: I8f72087c71e291d2412dc7b3e16ee7f419e2ca0c
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48367
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Michael Niewöhner 2020-11-24 22:47:44 +01:00
parent ffa2f4fb35
commit fb7a06b5b7
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/mainboard/supermicro/x11-lga1151-series/variants/x11ssm-f/overridetree.cb
View File

@ -52,22 +52,27 @@ chip soc/intel/skylake
end end
device pci 1c.0 on # PCH PCIe Port 1 / PCIe Slot 4 (JPCIE4) device pci 1c.0 on # PCH PCIe Port 1 / PCIe Slot 4 (JPCIE4)
register "PcieRpEnable[0]" = "1" register "PcieRpEnable[0]" = "1"
register "PcieRpLtrEnable[0]" = "1"
smbios_slot_desc "SlotTypePciExpressGen3X8" "SlotLengthShort" "PCH SLOT4 PCI-E 3.0 X4(IN X8)" "SlotDataBusWidth4X" smbios_slot_desc "SlotTypePciExpressGen3X8" "SlotLengthShort" "PCH SLOT4 PCI-E 3.0 X4(IN X8)" "SlotDataBusWidth4X"
end end
device pci 1c.4 on # PCH PCIe Port 5 / PCIe Slot 5 (JPCIE5) device pci 1c.4 on # PCH PCIe Port 5 / PCIe Slot 5 (JPCIE5)
register "PcieRpEnable[4]" = "1" register "PcieRpEnable[4]" = "1"
register "PcieRpLtrEnable[4]" = "1"
smbios_slot_desc "SlotTypePciExpressGen3X8" "SlotLengthShort" "PCH SLOT5 PCI-E 3.0 X4(IN X8)" "SlotDataBusWidth4X" smbios_slot_desc "SlotTypePciExpressGen3X8" "SlotLengthShort" "PCH SLOT5 PCI-E 3.0 X4(IN X8)" "SlotDataBusWidth4X"
end end
device pci 1d.0 on # PCH PCIe Port 9 device pci 1d.0 on # PCH PCIe Port 9
register "PcieRpEnable[8]" = "1" register "PcieRpEnable[8]" = "1"
register "PcieRpLtrEnable[8]" = "1"
device pci 00.0 on end # GbE 1 device pci 00.0 on end # GbE 1
end end
device pci 1d.1 on # PCH PCIe Port 10 device pci 1d.1 on # PCH PCIe Port 10
register "PcieRpEnable[9]" = "1" register "PcieRpEnable[9]" = "1"
register "PcieRpLtrEnable[9]" = "1"
device pci 00.1 on end # GbE 2 device pci 00.1 on end # GbE 2
end end
device pci 1d.2 on # PCH PCIe Port 11 device pci 1d.2 on # PCH PCIe Port 11
register "PcieRpEnable[10]" = "1" register "PcieRpEnable[10]" = "1"
register "PcieRpLtrEnable[10]" = "1"
device pci 00.0 on # Aspeed PCI Bridge device pci 00.0 on # Aspeed PCI Bridge
device pci 00.0 on end # Aspeed 2400 VGA device pci 00.0 on end # Aspeed 2400 VGA
end end