GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/i82870: Drop unused file 

Change-Id: I024805769ad05f995a23669a82f5482ce3e7ae70
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35520
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Kyösti Mälkki 2019-09-21 21:27:11 +03:00
parent ca7580c064
commit fca9907c49
2 changed files with 0 additions and 36 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/southbridge/intel/i82870/Makefile.inc
View File

@ -2,6 +2,5 @@ ifeq ($(CONFIG_SOUTHBRIDGE_INTEL_I82870),y)
ramstage-y += ioapic.c ramstage-y += ioapic.c
ramstage-y += pcibridge.c ramstage-y += pcibridge.c
#ramstage-y += pci_parity.c
endif endif

35
src/southbridge/intel/i82870/pci_parity.c
View File

@ -1,35 +0,0 @@
/*
* This file is part of the coreboot project.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <pci.h>
#include <printk.h>
#
void p64h2_pci_parity_enable(void)
{
uint8_t reg;
/* 2SERREN - SERR enable for PCI bridge secondary device */
/* 2PEREN - Parity error for PCI bridge secondary device */
pcibios_read_config_byte(1, ((29 << 3) + (0 << 0)), 0x3e, &reg);
reg |= ((1 << 1) + (1 << 0));
pcibios_write_config_byte(1, ((29 << 3) + (0 << 0)), 0x3e, reg);
/* 2SERREN - SERR enable for PCI bridge secondary device */
/* 2PEREN - Parity error for PCI bridge secondary device */
pcibios_read_config_byte(1, ((31 << 3) + (0 << 0)), 0x3e, &reg);
reg |= ((1 << 1) + (1 << 0));
pcibios_write_config_byte(1, ((31 << 3) + (0 << 0)), 0x3e, reg);
return;
}