google/panther: Disable LPSS I2C controllers
There is nothing attached to these devices so we can disable them as well as the function 0 DMA controller. Also remove the EC SMI/SCI mappings since there is no EC. (panther port of Iedfe711058676f7ee118b0b66ab0f8a1e792ea87) BUG=chrome-os-partner:23563 TEST=none BRANCH=panther Change-Id: Ie66f9b66744db98f8638495c05f3a075b6fa6db9 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-on: https://chromium-review.googlesource.com/174944 Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Commit-Queue: Mohammed Habibulla <moch@chromium.org> Tested-by: Mohammed Habibulla <moch@chromium.org> Reviewed-on: http://review.coreboot.org/5992 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
parent
f0790e4e51
commit
fcb5270d54
|
@ -46,11 +46,9 @@ chip northbridge/intel/haswell
|
||||||
# SuperIO range is 0x700-0x73f
|
# SuperIO range is 0x700-0x73f
|
||||||
register "gen2_dec" = "0x003c0701"
|
register "gen2_dec" = "0x003c0701"
|
||||||
|
|
||||||
# EC_SMI is GPIO34
|
register "alt_gp_smi_en" = "0x0000"
|
||||||
register "alt_gp_smi_en" = "0x0004"
|
|
||||||
register "gpe0_en_1" = "0x00000000"
|
register "gpe0_en_1" = "0x00000000"
|
||||||
# EC_SCI is GPIO36
|
register "gpe0_en_2" = "0x00000000"
|
||||||
register "gpe0_en_2" = "0x00000010"
|
|
||||||
register "gpe0_en_3" = "0x00000000"
|
register "gpe0_en_3" = "0x00000000"
|
||||||
register "gpe0_en_4" = "0x00000000"
|
register "gpe0_en_4" = "0x00000000"
|
||||||
|
|
||||||
|
@ -73,9 +71,9 @@ chip northbridge/intel/haswell
|
||||||
|
|
||||||
device pci 13.0 off end # Smart Sound Audio DSP
|
device pci 13.0 off end # Smart Sound Audio DSP
|
||||||
device pci 14.0 on end # USB3 XHCI
|
device pci 14.0 on end # USB3 XHCI
|
||||||
device pci 15.0 on end # Serial I/O DMA
|
device pci 15.0 off end # Serial I/O DMA
|
||||||
device pci 15.1 on end # I2C0
|
device pci 15.1 off end # I2C0
|
||||||
device pci 15.2 on end # I2C1
|
device pci 15.2 off end # I2C1
|
||||||
device pci 15.3 off end # GSPI0
|
device pci 15.3 off end # GSPI0
|
||||||
device pci 15.4 off end # GSPI1
|
device pci 15.4 off end # GSPI1
|
||||||
device pci 15.5 off end # UART0
|
device pci 15.5 off end # UART0
|
||||||
|
|
Loading…
Reference in New Issue