remove erroneous cache disable.
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2320 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
parent
73c92a4a7c
commit
fd14d4414a
|
@ -231,9 +231,13 @@ cpuRegInit (void){
|
||||||
wrmsr(msrnum, msr);
|
wrmsr(msrnum, msr);
|
||||||
}
|
}
|
||||||
|
|
||||||
/* */
|
#if 0
|
||||||
/* Cache Overides*/
|
/* */
|
||||||
/* */
|
/* Cache Overides*/
|
||||||
|
/* */
|
||||||
|
/* This code disables the data cache. Don't execute this
|
||||||
|
* unless you're testing something.
|
||||||
|
*/
|
||||||
/* Allow NVRam to override DM Setup*/
|
/* Allow NVRam to override DM Setup*/
|
||||||
/*if (getnvram( TOKEN_CACHE_DM_MODE) != 1) {*/
|
/*if (getnvram( TOKEN_CACHE_DM_MODE) != 1) {*/
|
||||||
{
|
{
|
||||||
|
@ -243,6 +247,9 @@ cpuRegInit (void){
|
||||||
msr.lo |= DM_CONFIG0_LOWER_DCDIS_SET;
|
msr.lo |= DM_CONFIG0_LOWER_DCDIS_SET;
|
||||||
wrmsr(msrnum, msr);
|
wrmsr(msrnum, msr);
|
||||||
}
|
}
|
||||||
|
/* This code disables the instruction cache. Don't execute
|
||||||
|
* this unless you're testing something.
|
||||||
|
*/
|
||||||
/* Allow NVRam to override IM Setup*/
|
/* Allow NVRam to override IM Setup*/
|
||||||
/*if (getnvram( TOKEN_CACHE_IM_MODE) ==1) {*/
|
/*if (getnvram( TOKEN_CACHE_IM_MODE) ==1) {*/
|
||||||
{
|
{
|
||||||
|
@ -251,6 +258,7 @@ cpuRegInit (void){
|
||||||
msr.lo |= IM_CONFIG_LOWER_ICD_SET;
|
msr.lo |= IM_CONFIG_LOWER_ICD_SET;
|
||||||
wrmsr(msrnum, msr);
|
wrmsr(msrnum, msr);
|
||||||
}
|
}
|
||||||
|
#endif
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue