mb/google/brya/var/omnigul: Add WIFI SAR table

Add WIFI SAR table for omnigul.

BUG=b:273170023,b:273652516
TEST=FW_NAME=omnigul emerge-brya coreboot

Change-Id: I2db057371754961503cfdc59f21c365fc82672c4
Signed-off-by: Jamie Chen <jamie_chen@compal.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73940
Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Derek Huang <derekhuang@google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Jamie Chen 2023-03-23 13:02:15 +08:00 committed by Eric Lai
parent 3b5d9ee516
commit fd5d26522c
3 changed files with 11 additions and 0 deletions

View File

@ -337,6 +337,7 @@ config BOARD_GOOGLE_OMNIGUL
select SOC_INTEL_RAPTORLAKE select SOC_INTEL_RAPTORLAKE
select USE_UNIFIED_AP_FIRMWARE_FOR_UFS_AND_NON_UFS select USE_UNIFIED_AP_FIRMWARE_FOR_UFS_AND_NON_UFS
select DRIVERS_INTEL_ISH select DRIVERS_INTEL_ISH
select CHROMEOS_WIFI_SAR if CHROMEOS
config BOARD_GOOGLE_CONSTITUTION config BOARD_GOOGLE_CONSTITUTION
bool "-> Constitution" bool "-> Constitution"

View File

@ -3,6 +3,8 @@ bootblock-y += gpio.c
ramstage-y += gpio.c ramstage-y += gpio.c
ramstage-y += variant.c
romstage-y += gpio.c romstage-y += gpio.c
romstage-y += memory.c romstage-y += memory.c

View File

@ -0,0 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0-only */
#include <sar.h>
const char *get_wifi_sar_cbfs_filename(void)
{
return "wifi_sar_0.hex";
}