GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

siemens/mc_apl4: Enable HW SPI TPM on mainboard mc_apl4 

This patch enables TPM2 on LPC and adds the needed devicetree entry for
TPM for mc_apl4.

Test=mc_apl4 flashed, booted into Linux and checked via dmesg if TPM is
present

Change-Id: I9af7e1a8623302eca46f5ecd8e498678ccda92ad
Signed-off-by: Uwe Poeche <uwe.poeche@siemens.com>
Reviewed-on: https://review.coreboot.org/c/31344
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Uwe Poeche 2019-02-06 12:52:56 +01:00 committed by Werner Zeh
parent 51579edc60
commit fdd0519761
2 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/mainboard/siemens/mc_apl1/variants/mc_apl4/Kconfig
View File

@ -6,6 +6,9 @@ config BOARD_SPECIFIC_OPTIONS
select DRIVER_INTEL_I210 select DRIVER_INTEL_I210
select APL_SET_MIN_CLOCK_RATIO select APL_SET_MIN_CLOCK_RATIO
select DRIVERS_I2C_RX6110SA select DRIVERS_I2C_RX6110SA
select MAINBOARD_HAS_TPM2
select MAINBOARD_HAS_LPC_TPM
select TPM_ON_FAST_SPI
config UART_FOR_CONSOLE config UART_FOR_CONSOLE
default 1 default 1

6
src/mainboard/siemens/mc_apl1/variants/mc_apl4/devicetree.cb
View File

@ -102,7 +102,11 @@ chip soc/intel/apollolake
device pci 1c.0 on end # - eMMC device pci 1c.0 on end # - eMMC
device pci 1d.0 off end # - UFS device pci 1d.0 off end # - UFS
device pci 1e.0 off end # - SDIO device pci 1e.0 off end # - SDIO
device pci 1f.0 on end # - LPC device pci 1f.0 on # - LPC
chip drivers/pc80/tpm
device pnp 0c31.0 on end
end
end
device pci 1f.1 on end # - SMBUS device pci 1f.1 on end # - SMBUS
end end
end end