mb/google/brya: Add WWAN poweroff sequence
Follow FIBOCOM_L850-GL Hardware User Manual_V1.0.8. BUG=b:180166408,b:187691798 TEST=measure WWAN power off by scope is meeting the spec. Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com> Change-Id: I6b2725cd61d5b54bc7fd70a9daffd29e7b43690b Reviewed-on: https://review.coreboot.org/c/coreboot/+/57634 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
parent
591bb98a57
commit
fdf4d87eec
|
@ -114,4 +114,12 @@ config ROMSTAGE_SPD_CBFS
|
||||||
def_bool n
|
def_bool n
|
||||||
select HAVE_SPD_IN_CBFS
|
select HAVE_SPD_IN_CBFS
|
||||||
|
|
||||||
|
config HAVE_WWAN_POWER_SEQUENCE
|
||||||
|
def_bool n
|
||||||
|
help
|
||||||
|
Select this if the variant has a WWAN module and requires the poweroff sequence
|
||||||
|
to be performed on shutdown. Must define WWAN_FCPO, WWAN_RST and WWAN_PERST GPIOs
|
||||||
|
in variant.h, as well as T1_OFF_MS (time between PERST & RST) and T2_OFF_MS (time
|
||||||
|
between RST and FCPO).
|
||||||
|
|
||||||
endif # BOARD_GOOGLE_BASEBOARD_BRYA || BOARD_GOOGLE_BASEBOARD_BRASK
|
endif # BOARD_GOOGLE_BASEBOARD_BRYA || BOARD_GOOGLE_BASEBOARD_BRASK
|
||||||
|
|
|
@ -5,6 +5,7 @@ config BOARD_GOOGLE_BRYA0
|
||||||
select BOARD_GOOGLE_BASEBOARD_BRYA
|
select BOARD_GOOGLE_BASEBOARD_BRYA
|
||||||
select DRIVERS_GENESYSLOGIC_GL9755
|
select DRIVERS_GENESYSLOGIC_GL9755
|
||||||
select DRIVERS_INTEL_MIPI_CAMERA
|
select DRIVERS_INTEL_MIPI_CAMERA
|
||||||
|
select HAVE_WWAN_POWER_SEQUENCE
|
||||||
select SOC_INTEL_COMMON_BLOCK_IPU
|
select SOC_INTEL_COMMON_BLOCK_IPU
|
||||||
select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
|
select SOC_INTEL_ENABLE_USB4_PCIE_RESOURCES
|
||||||
|
|
||||||
|
|
|
@ -23,7 +23,9 @@ DefinitionBlock(
|
||||||
|
|
||||||
Scope (\_SB) {
|
Scope (\_SB) {
|
||||||
#include "mainboard.asl"
|
#include "mainboard.asl"
|
||||||
|
#if CONFIG(HAVE_WWAN_POWER_SEQUENCE)
|
||||||
|
#include "wwan_power.asl"
|
||||||
|
#endif
|
||||||
Device (PCI0)
|
Device (PCI0)
|
||||||
{
|
{
|
||||||
#include <soc/intel/common/block/acpi/acpi/northbridge.asl>
|
#include <soc/intel/common/block/acpi/acpi/northbridge.asl>
|
||||||
|
|
|
@ -5,4 +5,10 @@
|
||||||
|
|
||||||
#include <baseboard/gpio.h>
|
#include <baseboard/gpio.h>
|
||||||
|
|
||||||
|
#define WWAN_FCPO GPP_F21
|
||||||
|
#define WWAN_RST GPP_E16
|
||||||
|
#define WWAN_PERST GPP_E0
|
||||||
|
#define T1_OFF_MS 16
|
||||||
|
#define T2_OFF_MS 2
|
||||||
|
|
||||||
#endif /* __MAINBOARD_GPIO_H__ */
|
#endif /* __MAINBOARD_GPIO_H__ */
|
||||||
|
|
|
@ -0,0 +1,12 @@
|
||||||
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
|
||||||
|
#include <variant/gpio.h>
|
||||||
|
|
||||||
|
Method (MPTS, 1)
|
||||||
|
{
|
||||||
|
\_SB.PCI0.CTXS(WWAN_PERST);
|
||||||
|
Sleep(T1_OFF_MS)
|
||||||
|
\_SB.PCI0.CTXS(WWAN_RST);
|
||||||
|
Sleep(T2_OFF_MS)
|
||||||
|
\_SB.PCI0.CTXS(WWAN_FCPO);
|
||||||
|
}
|
Loading…
Reference in New Issue