GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

pistachio: modify memory layout 

With the code now running on the FPGA board it makes sense to correct
the memory layout definitions to match the actual hardware.

Note that the latest FPGA board firmware introduced support of the
additional 128KB of SRAM (called GRAM) at base address of 0x9a000000.

These are still interim values, which will be tweaked when the actual
bring up board is available.

BRANCH=none
BUG=chrome-os-partner:31438
TEST=the code put into SPI NOR flash boots all the way to ramstage.

Change-Id: I00aa5bc3aabba50df2187bb208cf2fcd11b26b3d
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: a6378be5cd304744b40c57a34d7a276233d45779
Original-Change-Id: I50183c2d5f9017801d5c8a7a7addf08efa492b35
Original-Signed-off-by: Vadim Bendebury <vbendeb@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/229203
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: http://review.coreboot.org/9337
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
Vadim Bendebury 2014-11-11 20:14:47 -08:00 committed by Stefan Reinauer
parent 40ff8a5b88
commit fe51cc4a8d
1 changed files with 10 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
src/soc/imgtec/pistachio/include/soc/memlayout.ld
View File

@ -21,18 +21,19 @@
#include <arch/header.ld> #include <arch/header.ld>
/* TODO: This should be revised by someone who understands the SoC better. */
SECTIONS SECTIONS
{ {
CBFS_CACHE(0x0, 0) /* TODO: fix this, it was already broken before!!! */
DRAM_START(0x80000000) DRAM_START(0x80000000)
RAMSTAGE(0x80000000, 128K) RAMSTAGE(0x80000000, 128K)
/* TODO: Does this SoC use SRAM? Add SRAM_START() and SRAM_END(). */ /* GRAM becomes the SRAM. */
BOOTBLOCK(0x9B000000, 16K) SRAM_START(0x9a000000)
ROMSTAGE(0x9B004000, 40K) BOOTBLOCK(0x9a000000, 16K)
STACK(0x9B00E000, 6K) ROMSTAGE(0x9a004000, 32K)
PRERAM_CBMEM_CONSOLE(0x9B00F800, 3K) STACK(0x9a01c000, 8K)
PRERAM_CBMEM_CONSOLE(0x9a01e000, 8K)
SRAM_END(0x9a020000)
/* Let's use SRAM for CBFS cache. */
CBFS_CACHE(0x9b000000, 64K)
} }