mb/siemens/mc_ehl1: Clean up devicetree
There are a bunch of devices in the devicetree that are disabled in FSP-S and not used on this board. Having them around in the devicetree, even if disabled, is not necessary and leads to a message in the log (left over static devices...check your devicetree). This commit cleans up devicetree.cb and removes all unused and disabled devices. Change-Id: Ia5ffb382e3524e61b8583aca801063942fe2f247 Signed-off-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/58567 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com>
This commit is contained in:
parent
3306f37fd6
commit
fec936659c
|
@ -120,8 +120,8 @@ chip soc/intel/elkhartlake
|
|||
}"
|
||||
|
||||
register "SerialIoUartMode" = "{
|
||||
[PchSerialIoIndexUART0] = PchSerialIoDisabled,
|
||||
[PchSerialIoIndexUART1] = PchSerialIoDisabled,
|
||||
[PchSerialIoIndexUART0] = PchSerialIoPci,
|
||||
[PchSerialIoIndexUART1] = PchSerialIoPci,
|
||||
[PchSerialIoIndexUART2] = PchSerialIoSkipInit,
|
||||
}"
|
||||
|
||||
|
@ -138,74 +138,20 @@ chip soc/intel/elkhartlake
|
|||
device domain 0 on
|
||||
device pci 00.0 on end # Host Bridge
|
||||
device pci 02.0 on end # Integrated Graphics Device
|
||||
device pci 04.0 off end # SA Thermal device
|
||||
device pci 08.0 off end # GNA
|
||||
device pci 09.0 off end # CPU Intel Trace Hub
|
||||
|
||||
device pci 10.0 off end # I2C6
|
||||
device pci 10.1 off end # I2C7
|
||||
device pci 10.5 on end # Integrated Error Handler
|
||||
|
||||
device pci 11.0 off end # Intel PSE UART0
|
||||
device pci 11.1 off end # Intel PSE UART1
|
||||
device pci 11.2 off end # Intel PSE UART2
|
||||
device pci 11.3 off end # Intel PSE UART3
|
||||
device pci 11.4 off end # Intel PSE UART4
|
||||
device pci 11.5 off end # Intel PSE UART5
|
||||
device pci 11.6 off end # Intel PSE IS20
|
||||
device pci 11.7 off end # Intel PSE IS21
|
||||
|
||||
device pci 12.0 off end # GSPI2
|
||||
device pci 12.3 on end # Management Engine UMA Access
|
||||
device pci 12.4 on end # Management Engine PTT DMA Controller
|
||||
device pci 12.5 off end # UFS0
|
||||
device pci 12.7 off end # UFS1
|
||||
|
||||
device pci 13.0 off end # Intel PSE GSPI0
|
||||
device pci 13.1 off end # Intel PSE GSPI1
|
||||
device pci 13.2 off end # Intel PSE GSPI2
|
||||
device pci 13.3 off end # Intel PSE GSPI3
|
||||
device pci 13.4 off end # Intel PSE GPIO0
|
||||
device pci 13.5 off end # Intel PSE GPIO1
|
||||
|
||||
device pci 14.0 on end # USB3.1 xHCI
|
||||
device pci 14.1 off end # USB3.1 xDCI (OTG)
|
||||
|
||||
device pci 15.0 off end # I2C0
|
||||
device pci 15.1 on end # I2C1
|
||||
device pci 15.2 off end # I2C2
|
||||
device pci 15.3 off end # I2C3
|
||||
|
||||
device pci 16.0 on end # Management Engine Interface 1
|
||||
device pci 16.1 on end # Management Engine Interface 2
|
||||
device pci 16.4 on end # Management Engine Interface 3
|
||||
device pci 16.5 on end # Management Engine Interface 4
|
||||
device pci 16.0 hidden end # Management Engine Interface 1
|
||||
|
||||
device pci 17.0 on end # SATA
|
||||
|
||||
device pci 18.0 off end # Intel PSE I2C7
|
||||
device pci 18.1 off end # Intel PSE CAN0
|
||||
device pci 18.2 off end # Intel PSE CAN1
|
||||
device pci 18.3 off end # Intel PSE QEP0
|
||||
device pci 18.4 off end # Intel PSE QEP1
|
||||
device pci 18.5 off end # Intel PSE QEP2
|
||||
device pci 18.6 off end # Intel PSE QEP3
|
||||
|
||||
device pci 19.0 on end # I2C4
|
||||
device pci 19.1 off end # I2C5
|
||||
device pci 19.2 on end # UART2
|
||||
|
||||
device pci 1a.0 on end # eMMC
|
||||
device pci 1a.1 off end # SD
|
||||
device pci 1a.3 off end # Intel Safety Island
|
||||
|
||||
device pci 1b.0 off end # Intel PSE I2C0
|
||||
device pci 1b.1 off end # Intel PSE I2C1
|
||||
device pci 1b.2 off end # Intel PSE I2C2
|
||||
device pci 1b.3 off end # Intel PSE I2C3
|
||||
device pci 1b.4 off end # Intel PSE I2C4
|
||||
device pci 1b.5 off end # Intel PSE I2C5
|
||||
device pci 1b.6 off end # Intel PSE I2C6
|
||||
|
||||
device pci 1c.0 on end # RP1 (pcie0 single VC)
|
||||
device pci 1c.1 on end # RP2 (pcie0 single VC)
|
||||
|
@ -215,31 +161,16 @@ chip soc/intel/elkhartlake
|
|||
device pci 1c.5 on end # RP6 (pcie2 multi VC)
|
||||
device pci 1c.6 on end # RP7 (pcie3 multi VC)
|
||||
|
||||
device pci 1d.0 off end # Intel PSE IPC (local host to PSE)
|
||||
device pci 1d.1 on end # Intel PSE Time-Sensitive Networking GbE 0
|
||||
device pci 1d.2 on end # Intel PSE Time-Sensitive Networking GbE 1
|
||||
device pci 1d.3 off end # Intel PSE DMA0
|
||||
device pci 1d.4 off end # Intel PSE DMA1
|
||||
device pci 1d.5 off end # Intel PSE DMA2
|
||||
device pci 1d.6 off end # Intel PSE PWM
|
||||
device pci 1d.7 off end # Intel PSE ADC
|
||||
|
||||
device pci 1e.0 on end # UART0
|
||||
device pci 1e.1 on end # UART1
|
||||
device pci 1e.2 off end # GSPI0
|
||||
device pci 1e.3 off end # GSPI1
|
||||
device pci 1e.4 on end # PCH Time-Sensitive Networking GbE
|
||||
device pci 1e.6 on end # HPET
|
||||
device pci 1e.7 on end # IOAPIC
|
||||
|
||||
|
||||
device pci 1f.0 on # eSPI Interface
|
||||
chip drivers/pc80/tpm
|
||||
device pnp 0c31.0 on end
|
||||
end
|
||||
end
|
||||
device pci 1f.1 on end # P2SB
|
||||
device pci 1f.2 hidden end # Power Management Controller
|
||||
device pci 1f.3 off end # Intel cAVS/HDA
|
||||
device pci 1f.4 on # SMBus
|
||||
# Enable external RTC chip
|
||||
chip drivers/i2c/rx6110sa
|
||||
|
@ -257,6 +188,5 @@ chip soc/intel/elkhartlake
|
|||
end
|
||||
end
|
||||
device pci 1f.5 on end # PCH SPI (flash & TPM)
|
||||
device pci 1f.7 off end # PCH Intel Trace Hub
|
||||
end
|
||||
end
|
||||
|
|
Loading…
Reference in New Issue