nb/intel/pineview: Drop unused `GPIO32` macro
It's not used, and GPIO registers are on the southbridge. Change-Id: I0b7b6edc22d461007f24618eca42091439a53d3c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45423 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
7a940dfb22
commit
ff254ea60b
|
@ -27,8 +27,6 @@
|
|||
#define GTTADR 0x1c
|
||||
#define BSM 0x5c
|
||||
|
||||
#define GPIO32(x) *((volatile u32 *)(DEFAULT_GPIOBASE + x))
|
||||
|
||||
/*
|
||||
* MCHBAR
|
||||
*/
|
||||
|
|
Loading…
Reference in New Issue