a20ac2f7b3
This continues what was done in commit a73b93157f
(tree: drop last paragraph of GPL copyright header)
Change-Id: Ifb8d2d13f7787657445817bdde8dc15df375e173
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/12914
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
155 lines
5.4 KiB
C
155 lines
5.4 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008-2009 coresystems GmbH
|
|
* Copyright (C) 2011 Google Inc
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include "vendorcode/google/chromeos/gnvs.h"
|
|
typedef struct {
|
|
/* Miscellaneous */
|
|
u16 osys; /* 0x00 - Operating System */
|
|
u8 smif; /* 0x02 - SMI function call ("TRAP") */
|
|
u8 prm0; /* 0x03 - SMI function call parameter */
|
|
u8 prm1; /* 0x04 - SMI function call parameter */
|
|
u8 scif; /* 0x05 - SCI function call (via _L00) */
|
|
u8 prm2; /* 0x06 - SCI function call parameter */
|
|
u8 prm3; /* 0x07 - SCI function call parameter */
|
|
u8 lckf; /* 0x08 - Global Lock function for EC */
|
|
u8 prm4; /* 0x09 - Lock function parameter */
|
|
u8 prm5; /* 0x0a - Lock function parameter */
|
|
u32 p80d; /* 0x0b - Debug port (IO 0x80) value */
|
|
u8 lids; /* 0x0f - LID state (open = 1) */
|
|
u8 pwrs; /* 0x10 - Power state (AC = 1) */
|
|
/* Thermal policy */
|
|
u8 tlvl; /* 0x11 - Throttle Level Limit */
|
|
u8 flvl; /* 0x12 - Current FAN Level */
|
|
u8 tcrt; /* 0x13 - Critical Threshold */
|
|
u8 tpsv; /* 0x14 - Passive Threshold */
|
|
u8 tmax; /* 0x15 - CPU Tj_max */
|
|
u8 f0of; /* 0x16 - FAN 0 OFF Threshold */
|
|
u8 f0on; /* 0x17 - FAN 0 ON Threshold */
|
|
u8 f0pw; /* 0x18 - FAN 0 PWM value */
|
|
u8 f1of; /* 0x19 - FAN 1 OFF Threshold */
|
|
u8 f1on; /* 0x1a - FAN 1 ON Threshold */
|
|
u8 f1pw; /* 0x1b - FAN 1 PWM value */
|
|
u8 f2of; /* 0x1c - FAN 2 OFF Threshold */
|
|
u8 f2on; /* 0x1d - FAN 2 ON Threshold */
|
|
u8 f2pw; /* 0x1e - FAN 2 PWM value */
|
|
u8 f3of; /* 0x1f - FAN 3 OFF Threshold */
|
|
u8 f3on; /* 0x20 - FAN 3 ON Threshold */
|
|
u8 f3pw; /* 0x21 - FAN 3 PWM value */
|
|
u8 f4of; /* 0x22 - FAN 4 OFF Threshold */
|
|
u8 f4on; /* 0x23 - FAN 4 ON Threshold */
|
|
u8 f4pw; /* 0x24 - FAN 4 PWM value */
|
|
u8 tmps; /* 0x25 - Temperature Sensor ID */
|
|
u8 rsvd3[2];
|
|
/* Processor Identification */
|
|
u8 apic; /* 0x28 - APIC enabled */
|
|
u8 mpen; /* 0x29 - MP capable/enabled */
|
|
u8 pcp0; /* 0x2a - PDC CPU/CORE 0 */
|
|
u8 pcp1; /* 0x2b - PDC CPU/CORE 1 */
|
|
u8 ppcm; /* 0x2c - Max. PPC state */
|
|
u8 pcnt; /* 0x2d - Processor Count */
|
|
u8 rsvd4[4];
|
|
/* Super I/O & CMOS config */
|
|
u8 natp; /* 0x32 - SIO type */
|
|
u8 s5u0; /* 0x33 - Enable USB0 in S5 */
|
|
u8 s5u1; /* 0x34 - Enable USB1 in S5 */
|
|
u8 s3u0; /* 0x35 - Enable USB0 in S3 */
|
|
u8 s3u1; /* 0x36 - Enable USB1 in S3 */
|
|
u8 s33g; /* 0x37 - Enable S3 in 3G */
|
|
u32 obsolete_cmem; /* 0x38 - CBMEM TOC */
|
|
/* Integrated Graphics Device */
|
|
u8 igds; /* 0x3c - IGD state */
|
|
u8 tlst; /* 0x3d - Display Toggle List Pointer */
|
|
u8 cadl; /* 0x3e - currently attached devices */
|
|
u8 padl; /* 0x3f - previously attached devices */
|
|
u16 cste; /* 0x40 - current display state */
|
|
u16 nste; /* 0x42 - next display state */
|
|
u16 sste; /* 0x44 - set display state */
|
|
u8 ndid; /* 0x46 - number of device ids */
|
|
u32 did[5]; /* 0x47 - 5b device id 1..5 */
|
|
u8 rsvd5[0x9];
|
|
/* Backlight Control */
|
|
u8 blcs; /* 0x64 - Backlight Control possible */
|
|
u8 brtl;
|
|
u8 odds;
|
|
u8 rsvd6[0x7];
|
|
/* Ambient Light Sensors*/
|
|
u8 alse; /* 0x6e - ALS enable */
|
|
u8 alaf;
|
|
u8 llow;
|
|
u8 lhih;
|
|
u8 rsvd7[0x6];
|
|
/* Extended Mobile Access */
|
|
u8 emae; /* 0x78 - EMA enable */
|
|
u16 emap; /* 0x79 - EMA pointer */
|
|
u16 emal; /* 0x7a - EMA Length */
|
|
u8 rsvd8[0x5];
|
|
/* MEF */
|
|
u8 mefe; /* 0x82 - MEF enable */
|
|
u8 rsvd9[0x9];
|
|
/* TPM support */
|
|
u8 tpmp; /* 0x8c - TPM */
|
|
u8 tpme;
|
|
u8 rsvd10[8];
|
|
/* SATA */
|
|
u8 gtf0[7]; /* 0x96 - GTF task file buffer for port 0 */
|
|
u8 gtf1[7];
|
|
u8 gtf2[7];
|
|
u8 idem;
|
|
u8 idet;
|
|
u8 rsvd11[7];
|
|
/* IGD OpRegion (not implemented yet) */
|
|
u32 aslb; /* 0xb4 - IGD OpRegion Base Address */
|
|
u8 ibtt; /* 0xb8 - IGD boot type */
|
|
u8 ipat; /* 0xb9 - IGD panel type */
|
|
u8 itvf; /* 0xba - IGD TV format */
|
|
u8 itvm; /* 0xbb - IGD TV minor format */
|
|
u8 ipsc; /* 0xbc - IGD Panel Scaling */
|
|
u8 iblc; /* 0xbd - IGD BLC configuration */
|
|
u8 ibia; /* 0xbe - IGD BIA configuration */
|
|
u8 issc; /* 0xbf - IGD SSC configuration */
|
|
u8 i409; /* 0xc0 - IGD 0409 modified settings */
|
|
u8 i509; /* 0xc1 - IGD 0509 modified settings */
|
|
u8 i609; /* 0xc2 - IGD 0609 modified settings */
|
|
u8 i709; /* 0xc3 - IGD 0709 modified settings */
|
|
u8 idmm; /* 0xc4 - IGD Power Conservation */
|
|
u8 idms; /* 0xc5 - IGD DVMT memory size */
|
|
u8 if1e; /* 0xc6 - IGD Function 1 Enable */
|
|
u8 hvco; /* 0xc7 - IGD HPLL VCO */
|
|
u32 nxd[8]; /* 0xc8 - IGD next state DIDx for _DGS */
|
|
u8 isci; /* 0xe8 - IGD SMI/SCI mode (0: SCI) */
|
|
u8 pavp; /* 0xe9 - IGD PAVP data */
|
|
u8 rsvd12; /* 0xea - rsvd */
|
|
u8 oscc; /* 0xeb - PCIe OSC control */
|
|
u8 npce; /* 0xec - native pcie support */
|
|
u8 plfl; /* 0xed - platform flavor */
|
|
u8 brev; /* 0xee - board revision */
|
|
u8 dpbm; /* 0xef - digital port b mode */
|
|
u8 dpcm; /* 0xf0 - digital port c mode */
|
|
u8 dpdm; /* 0xf1 - digital port c mode */
|
|
u8 alfp; /* 0xf2 - active lfp */
|
|
u8 imon; /* 0xf3 - current graphics turbo imon value */
|
|
u8 mmio; /* 0xf4 - 64bit mmio support */
|
|
u8 rsvd13[11]; /* 0xf5 - rsvd */
|
|
|
|
/* ChromeOS specific (starts at 0x100)*/
|
|
chromeos_acpi_t chromeos;
|
|
} __attribute__((packed)) global_nvs_t;
|
|
|
|
#ifdef __SMM__
|
|
/* Used in SMM to find the ACPI GNVS address */
|
|
global_nvs_t *smm_get_gnvs(void);
|
|
#endif
|
|
void acpi_create_gnvs(global_nvs_t *gnvs);
|