0306b50280
Keep the EHCI BAR unchanged to keep usbdebug working. Change-Id: I7fe0eed24a66cb5058b49ee3fc0350d91089ed7a Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/3477 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@google.com>
60 lines
1.9 KiB
C
60 lines
1.9 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2008-2009 coresystems GmbH
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; version 2 of
|
|
* the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <arch/io.h>
|
|
#include <console/console.h>
|
|
#include <device/pci_ids.h>
|
|
#include <device/pci_def.h>
|
|
#include "pch.h"
|
|
|
|
/* HCD_INDEX==2 selects 0:1a.0 (PCH_EHCI2), any other index
|
|
* selects 0:1d.0 (PCH_EHCI1) for usbdebug use.
|
|
*/
|
|
#if CONFIG_USBDEBUG_HCD_INDEX != 2
|
|
#define PCH_EHCI1_TEMP_BAR0 CONFIG_EHCI_BAR
|
|
#define PCH_EHCI2_TEMP_BAR0 (PCH_EHCI1_TEMP_BAR0 + 0x400)
|
|
#else
|
|
#define PCH_EHCI2_TEMP_BAR0 CONFIG_EHCI_BAR
|
|
#define PCH_EHCI1_TEMP_BAR0 (PCH_EHCI2_TEMP_BAR0 + 0x400)
|
|
#endif
|
|
|
|
/*
|
|
* Setup USB controller MMIO BAR to prevent the
|
|
* reference code from resetting the controller.
|
|
*
|
|
* The BAR will be re-assigned during device
|
|
* enumeration so these are only temporary.
|
|
*/
|
|
static void enable_usb_bar_on_device(device_t dev, u32 bar)
|
|
{
|
|
u32 cmd;
|
|
pci_write_config32(dev, PCI_BASE_ADDRESS_0, bar);
|
|
cmd = pci_read_config32(dev, PCI_COMMAND);
|
|
cmd |= PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY;
|
|
pci_write_config32(dev, PCI_COMMAND, cmd);
|
|
}
|
|
|
|
void enable_usb_bar(void)
|
|
{
|
|
enable_usb_bar_on_device(PCH_EHCI1_DEV, PCH_EHCI1_TEMP_BAR0);
|
|
#if !CONFIG_INTEL_LYNXPOINT_LP
|
|
enable_usb_bar_on_device(PCH_EHCI2_DEV, PCH_EHCI2_TEMP_BAR0);
|
|
#endif
|
|
}
|