09f51827d5
Most of the mainboards with i82801gx SBs seem to use the HAVE_HARD_RESET, which is already selected in the i82801gx SB config. Removing it from some of those boards should be a functional no-op. Signed-off-by: Warren Turkal <wt@penguintechs.org> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5855 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
81 lines
1.8 KiB
Text
81 lines
1.8 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2009 coresystems GmbH
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
if BOARD_INTEL_D945GCLF
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select ARCH_X86
|
|
select CPU_INTEL_SOCKET_441
|
|
select NORTHBRIDGE_INTEL_I945
|
|
select SOUTHBRIDGE_INTEL_I82801GX
|
|
select SUPERIO_SMSC_LPC47M15X
|
|
select BOARD_HAS_FADT
|
|
select GENERATE_ACPI_TABLES
|
|
select GENERATE_PIRQ_TABLE
|
|
select GENERATE_MP_TABLE
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_PIRQ_TABLE
|
|
select HAVE_MP_TABLE
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_ACPI_RESUME
|
|
select MMCONF_SUPPORT
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_SMI_HANDLER
|
|
select BOARD_ROMSIZE_KB_512
|
|
select CACHE_AS_RAM
|
|
select GFXUMA
|
|
select TINY_BOOTBLOCK
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default intel/d945gclf
|
|
|
|
config DCACHE_RAM_BASE
|
|
hex
|
|
default 0xffdf8000
|
|
|
|
config DCACHE_RAM_SIZE
|
|
hex
|
|
default 0x8000
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "D945GCLF"
|
|
|
|
config MAINBOARD_PCI_SUBSYSTEM_DEVICE_ID
|
|
hex
|
|
default 0x464C
|
|
|
|
config MMCONF_BASE_ADDRESS
|
|
hex
|
|
default 0xf0000000
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 18
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 4
|
|
|
|
config MAX_PHYSICAL_CPUS
|
|
int
|
|
default 2
|
|
|
|
endif # BOARD_INTEL_D945GCLF
|