1c5071d175
These existed to provide a hook to add reserved memory regions in the coreboot memory table. Reserved memory are now added as resources. Change-Id: I9f83df33845cfa6973b018a51cf9444dbf0f8667 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1414 Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Tested-by: build bot (Jenkins) Reviewed-by: Peter Stuge <peter@stuge.se>
46 lines
1.3 KiB
Text
46 lines
1.3 KiB
Text
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2010 Anders Jenbo <anders@jenbo.dk>
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; either version 2 of the License, or
|
|
## (at your option) any later version.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
if BOARD_ECS_P6IWP_FE
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
def_bool y
|
|
select ARCH_X86
|
|
select CPU_INTEL_SOCKET_PGA370
|
|
select NORTHBRIDGE_INTEL_I82810
|
|
select SOUTHBRIDGE_INTEL_I82801AX
|
|
select SUPERIO_ITE_IT8712F
|
|
select HAVE_PIRQ_TABLE
|
|
select UDELAY_TSC
|
|
select BOARD_ROMSIZE_KB_512
|
|
select GFXUMA
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default ecs/p6iwp-fe
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "P6IWP-FE"
|
|
|
|
config IRQ_SLOT_COUNT
|
|
int
|
|
default 10
|
|
|
|
endif # BOARD_ECS_P6IWP_FE
|