6b5bc77c9b
Stefan thinks they don't add value. Command used: sed -i -e '/file is part of /d' $(git grep "file is part of " |egrep ":( */\*.*\*/\$|#|;#|-- | *\* )" | cut -d: -f1 |grep -v crossgcc |grep -v gcov | grep -v /elf.h |grep -v nvramtool) The exceptions are for: - crossgcc (patch file) - gcov (imported from gcc) - elf.h (imported from GNU's libc) - nvramtool (more complicated header) The removed lines are: - fmt.Fprintln(f, "/* This file is part of the coreboot project. */") -# This file is part of a set of unofficial pre-commit hooks available -/* This file is part of coreboot */ -# This file is part of msrtool. -/* This file is part of msrtool. */ - * This file is part of ncurses, designed to be appended after curses.h.in -/* This file is part of pgtblgen. */ - * This file is part of the coreboot project. - /* This file is part of the coreboot project. */ -# This file is part of the coreboot project. -# This file is part of the coreboot project. -## This file is part of the coreboot project. --- This file is part of the coreboot project. -/* This file is part of the coreboot project */ -/* This file is part of the coreboot project. */ -;## This file is part of the coreboot project. -# This file is part of the coreboot project. It originated in the - * This file is part of the coreinfo project. -## This file is part of the coreinfo project. - * This file is part of the depthcharge project. -/* This file is part of the depthcharge project. */ -/* This file is part of the ectool project. */ - * This file is part of the GNU C Library. - * This file is part of the libpayload project. -## This file is part of the libpayload project. -/* This file is part of the Linux kernel. */ -## This file is part of the superiotool project. -/* This file is part of the superiotool project */ -/* This file is part of uio_usbdebug */ Change-Id: I82d872b3b337388c93d5f5bf704e9ee9e53ab3a9 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41194 Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
78 lines
1.7 KiB
C
78 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#ifndef SOUTHBRIDGE_INTEL_I82801GX_CHIP_H
|
|
#define SOUTHBRIDGE_INTEL_I82801GX_CHIP_H
|
|
|
|
#include <stdint.h>
|
|
|
|
enum sata_mode {
|
|
SATA_MODE_AHCI = 0,
|
|
SATA_MODE_IDE_LEGACY_COMBINED,
|
|
SATA_MODE_IDE_PLAIN,
|
|
};
|
|
|
|
struct southbridge_intel_i82801gx_config {
|
|
/**
|
|
* Interrupt Routing configuration
|
|
* If bit7 is 1, the interrupt is disabled.
|
|
*/
|
|
uint8_t pirqa_routing;
|
|
uint8_t pirqb_routing;
|
|
uint8_t pirqc_routing;
|
|
uint8_t pirqd_routing;
|
|
uint8_t pirqe_routing;
|
|
uint8_t pirqf_routing;
|
|
uint8_t pirqg_routing;
|
|
uint8_t pirqh_routing;
|
|
|
|
/**
|
|
* GPI Routing configuration
|
|
*
|
|
* Only the lower two bits have a meaning:
|
|
* 00: No effect
|
|
* 01: SMI# (if corresponding ALT_GPI_SMI_EN bit is also set)
|
|
* 10: SCI (if corresponding GPIO_EN bit is also set)
|
|
* 11: reserved
|
|
*/
|
|
uint8_t gpi0_routing;
|
|
uint8_t gpi1_routing;
|
|
uint8_t gpi2_routing;
|
|
uint8_t gpi3_routing;
|
|
uint8_t gpi4_routing;
|
|
uint8_t gpi5_routing;
|
|
uint8_t gpi6_routing;
|
|
uint8_t gpi7_routing;
|
|
uint8_t gpi8_routing;
|
|
uint8_t gpi9_routing;
|
|
uint8_t gpi10_routing;
|
|
uint8_t gpi11_routing;
|
|
uint8_t gpi12_routing;
|
|
uint8_t gpi13_routing;
|
|
uint8_t gpi14_routing;
|
|
uint8_t gpi15_routing;
|
|
|
|
uint32_t gpe0_en;
|
|
uint16_t alt_gp_smi_en;
|
|
|
|
/* IDE configuration */
|
|
uint32_t ide_enable_primary;
|
|
uint32_t ide_enable_secondary;
|
|
enum sata_mode sata_mode;
|
|
uint32_t sata_ports_implemented;
|
|
|
|
/* Enable linear PCIe Root Port function numbers starting at zero */
|
|
uint8_t pcie_port_coalesce;
|
|
|
|
int c4onc3_enable:1;
|
|
int docking_supported:1;
|
|
int p_cnt_throttling_supported:1;
|
|
int c3_latency;
|
|
|
|
/* Additional LPC IO decode ranges */
|
|
uint32_t gen1_dec;
|
|
uint32_t gen2_dec;
|
|
uint32_t gen3_dec;
|
|
uint32_t gen4_dec;
|
|
};
|
|
|
|
#endif /* SOUTHBRIDGE_INTEL_I82801GX_CHIP_H */
|