6b5bc77c9b
Stefan thinks they don't add value. Command used: sed -i -e '/file is part of /d' $(git grep "file is part of " |egrep ":( */\*.*\*/\$|#|;#|-- | *\* )" | cut -d: -f1 |grep -v crossgcc |grep -v gcov | grep -v /elf.h |grep -v nvramtool) The exceptions are for: - crossgcc (patch file) - gcov (imported from gcc) - elf.h (imported from GNU's libc) - nvramtool (more complicated header) The removed lines are: - fmt.Fprintln(f, "/* This file is part of the coreboot project. */") -# This file is part of a set of unofficial pre-commit hooks available -/* This file is part of coreboot */ -# This file is part of msrtool. -/* This file is part of msrtool. */ - * This file is part of ncurses, designed to be appended after curses.h.in -/* This file is part of pgtblgen. */ - * This file is part of the coreboot project. - /* This file is part of the coreboot project. */ -# This file is part of the coreboot project. -# This file is part of the coreboot project. -## This file is part of the coreboot project. --- This file is part of the coreboot project. -/* This file is part of the coreboot project */ -/* This file is part of the coreboot project. */ -;## This file is part of the coreboot project. -# This file is part of the coreboot project. It originated in the - * This file is part of the coreinfo project. -## This file is part of the coreinfo project. - * This file is part of the depthcharge project. -/* This file is part of the depthcharge project. */ -/* This file is part of the ectool project. */ - * This file is part of the GNU C Library. - * This file is part of the libpayload project. -## This file is part of the libpayload project. -/* This file is part of the Linux kernel. */ -## This file is part of the superiotool project. -/* This file is part of the superiotool project */ -/* This file is part of uio_usbdebug */ Change-Id: I82d872b3b337388c93d5f5bf704e9ee9e53ab3a9 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41194 Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
48 lines
944 B
Text
48 lines
944 B
Text
## SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
if BOARD_ASROCK_H81M_HDS
|
|
|
|
config BOARD_SPECIFIC_OPTIONS
|
|
def_bool y
|
|
select BOARD_ROMSIZE_KB_4096
|
|
select CPU_INTEL_HASWELL
|
|
select HAVE_ACPI_RESUME
|
|
select HAVE_ACPI_TABLES
|
|
select HAVE_OPTION_TABLE
|
|
select HAVE_CMOS_DEFAULT
|
|
select INTEL_GMA_HAVE_VBT
|
|
select INTEL_INT15
|
|
select MAINBOARD_HAS_LIBGFXINIT
|
|
select NORTHBRIDGE_INTEL_HASWELL
|
|
select REALTEK_8168_RESET
|
|
select RT8168_SET_LED_MODE
|
|
select SERIRQ_CONTINUOUS_MODE
|
|
select SOUTHBRIDGE_INTEL_LYNXPOINT
|
|
select SUPERIO_NUVOTON_NCT6776
|
|
select SUPERIO_NUVOTON_NCT6776_COM_A
|
|
|
|
config CBFS_SIZE
|
|
hex
|
|
default 0x200000
|
|
|
|
config MAINBOARD_DIR
|
|
string
|
|
default "asrock/h81m-hds"
|
|
|
|
config MAINBOARD_PART_NUMBER
|
|
string
|
|
default "H81M-HDS"
|
|
|
|
config MAX_CPUS
|
|
int
|
|
default 8
|
|
|
|
#
|
|
# Since this is a desktop board, the assumption is made that most users
|
|
# would want CMOS configuration enabled by default.
|
|
#
|
|
config USE_OPTION_TABLE
|
|
bool
|
|
default y
|
|
|
|
endif
|