a73b93157f
It encourages users from writing to the FSF without giving an address. Linux also prefers to drop that and their checkpatch.pl (that we imported) looks out for that. This is the result of util/scripts/no-fsf-addresses.sh with no further editing. Change-Id: Ie96faea295fe001911d77dbc51e9a6789558fbd6 Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Reviewed-on: http://review.coreboot.org/11888 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
132 lines
4.1 KiB
C
132 lines
4.1 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2014 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <cbfs.h>
|
|
#include <console/console.h>
|
|
#include <endian.h>
|
|
#include <string.h>
|
|
#include <soc/gpio.h>
|
|
#include <soc/pei_data.h>
|
|
#include <soc/romstage.h>
|
|
#include <ec/google/chromeec/ec.h>
|
|
#include <mainboard/google/auron/ec.h>
|
|
#include <mainboard/google/auron/gpio.h>
|
|
#include <mainboard/google/auron/spd/spd.h>
|
|
|
|
static void mainboard_print_spd_info(uint8_t spd[])
|
|
{
|
|
const int spd_banks[8] = { 8, 16, 32, 64, -1, -1, -1, -1 };
|
|
const int spd_capmb[8] = { 1, 2, 4, 8, 16, 32, 64, 0 };
|
|
const int spd_rows[8] = { 12, 13, 14, 15, 16, -1, -1, -1 };
|
|
const int spd_cols[8] = { 9, 10, 11, 12, -1, -1, -1, -1 };
|
|
const int spd_ranks[8] = { 1, 2, 3, 4, -1, -1, -1, -1 };
|
|
const int spd_devw[8] = { 4, 8, 16, 32, -1, -1, -1, -1 };
|
|
const int spd_busw[8] = { 8, 16, 32, 64, -1, -1, -1, -1 };
|
|
char spd_name[SPD_PART_LEN+1] = { 0 };
|
|
|
|
int banks = spd_banks[(spd[SPD_DENSITY_BANKS] >> 4) & 7];
|
|
int capmb = spd_capmb[spd[SPD_DENSITY_BANKS] & 7] * 256;
|
|
int rows = spd_rows[(spd[SPD_ADDRESSING] >> 3) & 7];
|
|
int cols = spd_cols[spd[SPD_ADDRESSING] & 7];
|
|
int ranks = spd_ranks[(spd[SPD_ORGANIZATION] >> 3) & 7];
|
|
int devw = spd_devw[spd[SPD_ORGANIZATION] & 7];
|
|
int busw = spd_busw[spd[SPD_BUS_DEV_WIDTH] & 7];
|
|
|
|
/* Module type */
|
|
printk(BIOS_INFO, "SPD: module type is ");
|
|
switch (spd[SPD_DRAM_TYPE]) {
|
|
case SPD_DRAM_DDR3:
|
|
printk(BIOS_INFO, "DDR3\n");
|
|
break;
|
|
case SPD_DRAM_LPDDR3:
|
|
printk(BIOS_INFO, "LPDDR3\n");
|
|
break;
|
|
default:
|
|
printk(BIOS_INFO, "Unknown (%02x)\n", spd[SPD_DRAM_TYPE]);
|
|
break;
|
|
}
|
|
|
|
/* Module Part Number */
|
|
memcpy(spd_name, &spd[SPD_PART_OFF], SPD_PART_LEN);
|
|
spd_name[SPD_PART_LEN] = 0;
|
|
printk(BIOS_INFO, "SPD: module part is %s\n", spd_name);
|
|
|
|
printk(BIOS_INFO, "SPD: banks %d, ranks %d, rows %d, columns %d, "
|
|
, banks, ranks, rows, cols);
|
|
printk(BIOS_INFO, "density %d Mb\n", capmb);
|
|
|
|
printk(BIOS_INFO, "SPD: device width %d bits, bus width %d bits\n",
|
|
devw, busw);
|
|
|
|
if (capmb > 0 && busw > 0 && devw > 0 && ranks > 0) {
|
|
/* SIZE = DENSITY / 8 * BUS_WIDTH / SDRAM_WIDTH * RANKS */
|
|
printk(BIOS_INFO, "SPD: module size is %u MB (per channel)\n",
|
|
capmb / 8 * busw / devw * ranks);
|
|
}
|
|
}
|
|
|
|
/* Copy SPD data for on-board memory */
|
|
void mainboard_fill_spd_data(struct pei_data *pei_data)
|
|
{
|
|
int spd_bits[3] = {
|
|
SPD_GPIO_BIT0,
|
|
SPD_GPIO_BIT1,
|
|
SPD_GPIO_BIT2
|
|
};
|
|
int spd_gpio[3];
|
|
int spd_index;
|
|
size_t spd_file_len;
|
|
char *spd_file;
|
|
|
|
spd_gpio[0] = get_gpio(SPD_GPIO_BIT0);
|
|
spd_gpio[1] = get_gpio(SPD_GPIO_BIT1);
|
|
spd_gpio[2] = get_gpio(SPD_GPIO_BIT2);
|
|
|
|
spd_index = spd_gpio[2] << 2 | spd_gpio[1] << 1 | spd_gpio[0];
|
|
|
|
printk(BIOS_DEBUG, "SPD: index %d (GPIO%d=%d GPIO%d=%d GPIO%d=%d)\n",
|
|
spd_index,
|
|
spd_bits[2], spd_gpio[2],
|
|
spd_bits[1], spd_gpio[1],
|
|
spd_bits[0], spd_gpio[0]);
|
|
|
|
spd_file = cbfs_boot_map_with_leak("spd.bin", 0xab, &spd_file_len);
|
|
if (!spd_file)
|
|
die("SPD data not found.");
|
|
|
|
if (spd_file_len < ((spd_index + 1) * SPD_LEN)) {
|
|
printk(BIOS_ERR, "SPD index override to 0 - old hardware?\n");
|
|
spd_index = 0;
|
|
}
|
|
|
|
if (spd_file_len < SPD_LEN)
|
|
die("Missing SPD data.");
|
|
|
|
memcpy(pei_data->spd_data[0][0],
|
|
spd_file + (spd_index * SPD_LEN), SPD_LEN);
|
|
/* Index 0-2 are 4GB config with both CH0 and CH1.
|
|
* Index 4-6 are 2GB config with CH0 only. */
|
|
if (spd_index > 3)
|
|
pei_data->dimm_channel1_disabled = 3;
|
|
else
|
|
memcpy(pei_data->spd_data[1][0],
|
|
spd_file + (spd_index * SPD_LEN), SPD_LEN);
|
|
|
|
/* Make sure a valid SPD was found */
|
|
if (pei_data->spd_data[0][0][0] == 0)
|
|
die("Invalid SPD data.");
|
|
|
|
mainboard_print_spd_info(pei_data->spd_data[0][0]);
|
|
}
|