2ad63c2e08
... this is needed for libpayload to talk to USB devices. Change-Id: I7eb19003c9e96efb5fa7a3f97c7b15f3ef332687 Signed-off-by: Stefan Reinauer <reinauer@chromium.org> Signed-off-by: Gabe Black <gabeblack@chromium.org> Reviewed-on: http://review.coreboot.org/3696 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
60 lines
1.7 KiB
Makefile
60 lines
1.7 KiB
Makefile
# Run an intermediate step when producing coreboot.rom
|
|
# that adds additional components to the final firmware
|
|
# image outside of CBFS
|
|
INTERMEDIATE += exynos5250_add_bl1
|
|
|
|
bootblock-y += spi.c
|
|
bootblock-y += pinmux.c mct.c power.c
|
|
# Clock is required for UART
|
|
bootblock-$(CONFIG_BOOTBLOCK_CONSOLE) += clock_init.c
|
|
bootblock-$(CONFIG_BOOTBLOCK_CONSOLE) += clock.c
|
|
bootblock-$(CONFIG_BOOTBLOCK_CONSOLE) += monotonic_timer.c
|
|
ifeq ($(CONFIG_CONSOLE_SERIAL_UART),y)
|
|
bootblock-$(CONFIG_BOOTBLOCK_CONSOLE) += uart.c
|
|
endif
|
|
bootblock-y += wakeup.c
|
|
bootblock-y += gpio.c
|
|
bootblock-$(CONFIG_BOOTBLOCK_CONSOLE) += pwm.c
|
|
bootblock-$(CONFIG_BOOTBLOCK_CONSOLE) += timer.c
|
|
|
|
romstage-y += spi.c
|
|
romstage-y += clock.c
|
|
romstage-y += clock_init.c
|
|
romstage-y += pinmux.c # required by s3c24x0_i2c and uart.
|
|
romstage-y += dmc_common.c
|
|
romstage-y += dmc_init_ddr3.c
|
|
romstage-y += power.c
|
|
romstage-y += mct.c
|
|
romstage-y += monotonic_timer.c
|
|
ifeq ($(CONFIG_CONSOLE_SERIAL_UART),y)
|
|
romstage-$(CONFIG_EARLY_CONSOLE) += uart.c
|
|
endif
|
|
romstage-y += wakeup.c
|
|
romstage-y += pwm.c # needed by timer.c
|
|
romstage-y += gpio.c
|
|
romstage-y += timer.c
|
|
romstage-y += i2c.c
|
|
#romstage-y += wdt.c
|
|
|
|
ramstage-y += spi.c
|
|
ramstage-y += clock.c
|
|
ramstage-y += clock_init.c
|
|
ramstage-y += pinmux.c
|
|
ramstage-y += power.c
|
|
ramstage-$(CONFIG_CONSOLE_SERIAL_UART) += uart.c
|
|
ramstage-y += cpu.c
|
|
ramstage-y += tmu.c
|
|
ramstage-y += mct.c
|
|
ramstage-y += monotonic_timer.c
|
|
ramstage-y += pwm.c # needed by timer.c
|
|
ramstage-y += timer.c
|
|
ramstage-y += gpio.c
|
|
ramstage-y += i2c.c
|
|
ramstage-y += dp-reg.c
|
|
ramstage-y += fb.c
|
|
ramstage-y += usb.c
|
|
|
|
exynos5250_add_bl1: $(obj)/coreboot.pre
|
|
printf " DD Adding Samsung Exynos5250 BL1\n"
|
|
dd if=3rdparty/cpu/samsung/exynos5250/bl1.bin \
|
|
of=$(obj)/coreboot.pre conv=notrunc >/dev/null 2>&1
|