b7f1bfcf28
The initial commit for tegra124 (396b072) was not updated for the new ARCH settings.
Change-Id: I147bdf289e91031bd0c0a61e6da43e9c1a438f84
Signed-off-by: Isaac Christensen <isaac.christensen@se-eng.com>
Reviewed-on: http://review.coreboot.org/6658
Tested-by: build bot (Jenkins)
56 lines
958 B
Text
56 lines
958 B
Text
config SOC_NVIDIA_TEGRA124
|
|
select ARCH_BOOTBLOCK_ARMV7
|
|
select ARCH_ROMSTAGE_ARMV7
|
|
select ARCH_RAMSTAGE_ARMV7
|
|
bool
|
|
default n
|
|
|
|
if SOC_NVIDIA_TEGRA124
|
|
|
|
config BOOTBLOCK_CPU_INIT
|
|
string
|
|
default "soc/nvidia/tegra124/bootblock.c"
|
|
help
|
|
CPU/SoC-specific bootblock code. This is useful if the
|
|
bootblock must load microcode or copy data from ROM before
|
|
searching for the bootblock.
|
|
|
|
# ROM image layout.
|
|
#
|
|
# 0x00000 Combined bootblock and BCT blob
|
|
# 0x18000 Master CBFS header.
|
|
# 0x18080 Free for CBFS data.
|
|
|
|
config BOOTBLOCK_ROM_OFFSET
|
|
hex
|
|
default 0x0
|
|
|
|
config CBFS_HEADER_ROM_OFFSET
|
|
hex "offset of master CBFS header in ROM"
|
|
default 0x18000
|
|
|
|
config CBFS_ROM_OFFSET
|
|
hex "offset of CBFS data in ROM"
|
|
default 0x18080
|
|
|
|
config SYS_SDRAM_BASE
|
|
hex
|
|
default 0x80000000
|
|
|
|
config BOOTBLOCK_BASE
|
|
hex
|
|
default 0x80000000
|
|
|
|
config STACK_TOP
|
|
hex
|
|
default 0x80400000
|
|
|
|
config STACK_BOTTOM
|
|
hex
|
|
default 0x803f8000
|
|
|
|
config STACK_SIZE
|
|
hex
|
|
default 0x800
|
|
|
|
endif
|