c8feeddf34
We used several names for that same value, and hardcoded the value at some more places. They're all LOCAL_APIC_ADDR now (except for lapic specific code that still uses LAPIC_DEFAULT_BASE). Change-Id: I1d4be73b1984f22b7e84681edfadf0588a7589b6 Signed-off-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-on: http://review.coreboot.org/676 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
146 lines
4.1 KiB
C
146 lines
4.1 KiB
C
#include <console/console.h>
|
|
#include <arch/smp/mpspec.h>
|
|
#include <device/pci.h>
|
|
#include <string.h>
|
|
#include <stdint.h>
|
|
#include <cpu/amd/amdk8_sysconf.h>
|
|
|
|
extern unsigned char bus_ck804_0; //1
|
|
extern unsigned char bus_ck804_1; //2
|
|
extern unsigned char bus_ck804_2; //3
|
|
extern unsigned char bus_ck804_3; //4
|
|
extern unsigned char bus_ck804_4; //5
|
|
extern unsigned char bus_ck804_5; //6
|
|
extern unsigned char bus_8131_0; //7
|
|
extern unsigned char bus_8131_1; //8
|
|
extern unsigned char bus_8131_2; //9
|
|
extern unsigned apicid_ck804;
|
|
extern unsigned apicid_8131_1;
|
|
extern unsigned apicid_8131_2;
|
|
|
|
extern unsigned sbdn3;
|
|
|
|
static void *smp_write_config_table(void *v)
|
|
{
|
|
struct mp_config_table *mc;
|
|
unsigned sbdn;
|
|
int i, bus_isa;
|
|
|
|
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
|
|
|
mptable_init(mc, LOCAL_APIC_ADDR);
|
|
|
|
smp_write_processors(mc);
|
|
|
|
get_bus_conf();
|
|
sbdn = sysconf.sbdn;
|
|
|
|
mptable_write_buses(mc, NULL, &bus_isa);
|
|
|
|
/*I/O APICs: APIC ID Version State Address*/
|
|
{
|
|
device_t dev;
|
|
struct resource *res;
|
|
uint32_t dword;
|
|
|
|
dev = dev_find_slot(bus_ck804_0, PCI_DEVFN(sbdn+ 0x1,0));
|
|
if (dev) {
|
|
res = find_resource(dev, PCI_BASE_ADDRESS_1);
|
|
if (res) {
|
|
smp_write_ioapic(mc, apicid_ck804, 0x11, res->base);
|
|
}
|
|
|
|
/* Initialize interrupt mapping*/
|
|
|
|
dword = 0x0120d218;
|
|
pci_write_config32(dev, 0x7c, dword);
|
|
|
|
dword = 0x12008a00;
|
|
pci_write_config32(dev, 0x80, dword);
|
|
|
|
dword = 0x0000007d;
|
|
pci_write_config32(dev, 0x84, dword);
|
|
|
|
}
|
|
|
|
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3,1));
|
|
if (dev) {
|
|
res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
if (res) {
|
|
smp_write_ioapic(mc, apicid_8131_1, 0x11, res->base);
|
|
}
|
|
}
|
|
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3+1,1));
|
|
if (dev) {
|
|
res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
if (res) {
|
|
smp_write_ioapic(mc, apicid_8131_2, 0x11, res->base);
|
|
}
|
|
}
|
|
|
|
}
|
|
|
|
mptable_add_isa_interrupts(mc, bus_isa, apicid_ck804, 1);
|
|
|
|
// Onboard ck804 smbus
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn+1)<<2)|1, apicid_ck804, 0xa); // 10
|
|
|
|
// Onboard ck804 USB 1.1
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn+2)<<2)|0, apicid_ck804, 0x15); // 21
|
|
|
|
// Onboard ck804 USB 2
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn+2)<<2)|1, apicid_ck804, 0x14); // 20
|
|
|
|
// Onboard ck804 SATA 0
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn +7)<<2)|0, apicid_ck804, 0x17); // 23
|
|
|
|
// Onboard ck804 SATA 1
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn +8)<<2)|0, apicid_ck804, 0x16); // 22
|
|
|
|
//Slot PCIE x16
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_5, (0x00<<2)|i, apicid_ck804, 0x10 + (2+i+4-sbdn%4)%4);
|
|
}
|
|
|
|
//Slot PCIE x4
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_4, (0x00<<2)|i, apicid_ck804, 0x10 + (1+i+4-sbdn%4)%4);
|
|
}
|
|
|
|
//Onboard ati
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_1, (7<<2)|0, apicid_ck804, 0x13); // 19
|
|
|
|
//Channel B of 8131
|
|
|
|
|
|
//Onboard Broadcom NIC
|
|
for(i=0;i<2;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_2, (9<<2)|i, apicid_8131_2, (0+i)%4); //28
|
|
}
|
|
|
|
//Channel A of 8131
|
|
|
|
//Slot 4 PCIX 133/100/66
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (8<<2)|i, apicid_8131_1, (0+i)%4); //24
|
|
}
|
|
|
|
//Slot 3 PCIX 133/100/66 SoDIMM PCI
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (0xa<<2)|i, apicid_8131_1, (2+i)%4); //26
|
|
}
|
|
|
|
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN#*/
|
|
mptable_lintsrc(mc, bus_isa);
|
|
/* There is no extension information... */
|
|
|
|
/* Compute the checksums */
|
|
return mptable_finalize(mc);
|
|
}
|
|
|
|
unsigned long write_smp_table(unsigned long addr)
|
|
{
|
|
void *v;
|
|
v = smp_write_floating_table(addr, 0);
|
|
return (unsigned long)smp_write_config_table(v);
|
|
}
|