101098c41a
TEST=build & run Change-Id: I222a56f1c9b74856a1e1ff8132bab5e041672c5d Signed-off-by: T Michael Turney <mturney@codeaurora.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/25207 Reviewed-by: Julius Werner <jwerner@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
91 lines
2.5 KiB
Makefile
91 lines
2.5 KiB
Makefile
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright 2014 Google Inc.
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; version 2 of the License.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
|
|
ifeq ($(CONFIG_SOC_QC_IPQ806X),y)
|
|
|
|
bootblock-y += clock.c
|
|
bootblock-y += gpio.c
|
|
bootblock-$(CONFIG_SPI_FLASH) += spi.c
|
|
bootblock-y += timer.c
|
|
bootblock-y += uart.c
|
|
|
|
verstage-y += clock.c
|
|
verstage-y += gpio.c
|
|
verstage-y += gsbi.c
|
|
verstage-y += i2c.c
|
|
verstage-y += qup.c
|
|
verstage-y += spi.c
|
|
verstage-y += timer.c
|
|
verstage-y += uart.c
|
|
|
|
romstage-y += clock.c
|
|
romstage-y += blobs_init.c
|
|
romstage-y += gpio.c
|
|
romstage-$(CONFIG_SPI_FLASH) += spi.c
|
|
romstage-y += timer.c
|
|
romstage-y += uart.c
|
|
romstage-y += cbmem.c
|
|
romstage-y += i2c.c
|
|
romstage-y += gsbi.c
|
|
romstage-y += qup.c
|
|
|
|
ramstage-y += blobs_init.c
|
|
ramstage-y += cbmem.c
|
|
ramstage-y += clock.c
|
|
ramstage-y += gpio.c
|
|
ramstage-y += lcc.c
|
|
ramstage-y += soc.c
|
|
ramstage-$(CONFIG_SPI_FLASH) += spi.c
|
|
ramstage-y += timer.c
|
|
ramstage-y += uart.c # Want the UART always ready for the kernels' earlyprintk
|
|
ramstage-y += usb.c
|
|
ramstage-y += tz_wrapper.S
|
|
ramstage-y += gsbi.c
|
|
ramstage-y += i2c.c
|
|
ramstage-y += qup.c
|
|
ramstage-y += spi.c
|
|
|
|
ifeq ($(CONFIG_USE_BLOBS),y)
|
|
|
|
# Add MBN header to allow SBL3 to start coreboot bootblock
|
|
$(objcbfs)/bootblock.mbn: $(objcbfs)/bootblock.raw.bin
|
|
@printf " ADD MBN $(subst $(obj)/,,$(@))\n"
|
|
./util/qualcomm/ipqheader.py $(call loadaddr,bootblock) $< $@.tmp
|
|
@mv $@.tmp $@
|
|
|
|
# Create a complete bootblock which will start up the system
|
|
$(objcbfs)/bootblock.bin: $(call strip_quotes,$(CONFIG_SBL_BLOB)) \
|
|
$(objcbfs)/bootblock.mbn
|
|
@printf " MBNCAT $(subst $(obj)/,,$(@))\n"
|
|
@util/qualcomm/mbncat.py -o $@.tmp $^
|
|
@mv $@.tmp $@
|
|
|
|
endif
|
|
|
|
CPPFLAGS_common += -Isrc/soc/qualcomm/ipq806x/include
|
|
|
|
# List of binary blobs coreboot needs in CBFS to be able to boot up this SOC
|
|
mbn-files := cdt.mbn ddr.mbn rpm.mbn tz.mbn
|
|
|
|
# Location of the binary blobs
|
|
mbn-root := 3rdparty/blobs/cpu/qualcomm/ipq806x
|
|
|
|
# Create make variables to aid cbfs-files-handler in processing the blobs (add
|
|
# them all as raw binaries at the root level).
|
|
$(foreach f,$(mbn-files),$(eval cbfs-files-y += $(f))\
|
|
$(eval $(f)-file := $(mbn-root)/$(f))\
|
|
$(eval $(f)-type := raw))
|
|
|
|
endif
|