coreboot-kgpe-d16/src/cpu
Duncan Laurie 556321167f CPU: Add option to set TCC activation offset
The default TCC activation offset is 0, which means TCC
activation starts at Tj_max.  For devices with limited
cooling ability it may be desired to lower TCC activation.

This adds an option that can be declared in the devicetree
to set the TCC activation to a non-zero value.

Enable tcc_offset=15 in devicetree.cb and build/boot
the BIOS and check that the value is set in the MSR:

> and $(shr $(rdmsr 0 0x1a2) 24) 0xf
0xf

Change-Id: I88f6857b40fd354f70fa9d5d9c1d8ceaea6dfcd1
Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: http://review.coreboot.org/1343
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-07-26 20:32:45 +02:00
..
amd AMD CPUs: Updated CPU list in powernow_acpi.c 2012-07-22 17:01:13 +02:00
intel CPU: Add option to set TCC activation offset 2012-07-26 20:32:45 +02:00
via Replace cache control magic numbers with symbols 2012-04-25 16:27:07 +02:00
x86 USBDEBUG: buffer up to 8 bytes 2012-07-26 15:52:00 +02:00
Kconfig Enable Microcode in CBFS for all SandyBridge/IvyBridge systems 2012-07-26 00:19:57 +02:00
Makefile.inc qemu: drop "northbridge.c" from src/cpu/... 2010-03-29 21:17:25 +00:00