34b1d4ef37
a problem with IRQ 9, but besides that Linux is happy. BSOD in Windows still. changes by file: src/mainboard/tyan/s289X/Options.lb: Add options and defaults for ACPI tables and resources. src/mainboard/tyan/s289X/mainboard.c: Add high_tables resource ala Stefan's code for the Kontron. src/mainboard/tyan/s289X/acpi_tables.c: Fill out the ACPI tables, using existing code where possible. Only the madt is different between the boards, to be combined later. src/mainboard/tyan/s289X/Config.lb: Compile in acpi_tables.c and dsdt.dsl. Turn on the parallel port and the real-time-clock. src/mainboard/tyan/s289x/dsdt.dsl: The board layout (thanks Rudolf) and interrupts from mptable.c src/mainboard/tyan/s289x/mptable.c: Minor formatting changes to make them diff better. src/superio/smsc/lpc47b397/superio.c: Correct the size of the real-time-clock so it can be where it belongs. Signed-off-by: Myles Watson <mylesgw@gmail.com> Acked-by: Rudolf Marek <r.marek@assembler.cz> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3989 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
211 lines
7.1 KiB
C
211 lines
7.1 KiB
C
#include <console/console.h>
|
|
#include <arch/smp/mpspec.h>
|
|
#include <device/pci.h>
|
|
#include <string.h>
|
|
#include <stdint.h>
|
|
|
|
#include <cpu/amd/amdk8_sysconf.h>
|
|
|
|
extern unsigned char bus_isa;
|
|
extern unsigned char bus_ck804_0; //1
|
|
extern unsigned char bus_ck804_1; //2
|
|
extern unsigned char bus_ck804_2; //3
|
|
extern unsigned char bus_ck804_3; //4
|
|
extern unsigned char bus_ck804_4; //5
|
|
extern unsigned char bus_ck804_5; //6
|
|
extern unsigned char bus_8131_0; //7
|
|
extern unsigned char bus_8131_1; //8
|
|
extern unsigned char bus_8131_2; //9
|
|
extern unsigned apicid_ck804;
|
|
extern unsigned apicid_8131_1;
|
|
extern unsigned apicid_8131_2;
|
|
|
|
extern unsigned sbdn3;
|
|
|
|
extern void get_bus_conf(void);
|
|
|
|
void *smp_write_config_table(void *v)
|
|
{
|
|
static const char sig[4] = "PCMP";
|
|
static const char oem[8] = "TYAN ";
|
|
static const char productid[12] = "S2892 ";
|
|
struct mp_config_table *mc;
|
|
unsigned sbdn;
|
|
|
|
unsigned char bus_num;
|
|
int i;
|
|
|
|
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
|
memset(mc, 0, sizeof(*mc));
|
|
|
|
memcpy(mc->mpc_signature, sig, sizeof(sig));
|
|
mc->mpc_length = sizeof(*mc); /* initially just the header */
|
|
mc->mpc_spec = 0x04;
|
|
mc->mpc_checksum = 0; /* not yet computed */
|
|
memcpy(mc->mpc_oem, oem, sizeof(oem));
|
|
memcpy(mc->mpc_productid, productid, sizeof(productid));
|
|
mc->mpc_oemptr = 0;
|
|
mc->mpc_oemsize = 0;
|
|
mc->mpc_entry_count = 0; /* No entries yet... */
|
|
mc->mpc_lapic = LAPIC_ADDR;
|
|
mc->mpe_length = 0;
|
|
mc->mpe_checksum = 0;
|
|
mc->reserved = 0;
|
|
|
|
smp_write_processors(mc);
|
|
|
|
get_bus_conf();
|
|
sbdn = sysconf.sbdn;
|
|
|
|
/*Bus: Bus ID Type*/
|
|
/* define bus and isa numbers */
|
|
for(bus_num = 0; bus_num < bus_isa; bus_num++) {
|
|
smp_write_bus(mc, bus_num, "PCI ");
|
|
}
|
|
smp_write_bus(mc, bus_isa, "ISA ");
|
|
|
|
/*I/O APICs: APIC ID Version State Address*/
|
|
{
|
|
device_t dev;
|
|
struct resource *res;
|
|
uint32_t dword;
|
|
|
|
dev = dev_find_slot(bus_ck804_0, PCI_DEVFN(sbdn+ 0x1,0));
|
|
if (dev) {
|
|
res = find_resource(dev, PCI_BASE_ADDRESS_1);
|
|
if (res) {
|
|
smp_write_ioapic(mc, apicid_ck804, 0x11, res->base);
|
|
}
|
|
|
|
/* Initialize interrupt mapping*/
|
|
|
|
dword = 0x0120d218;
|
|
pci_write_config32(dev, 0x7c, dword);
|
|
|
|
dword = 0x12008a00;
|
|
pci_write_config32(dev, 0x80, dword);
|
|
|
|
dword = 0x0000007d;
|
|
pci_write_config32(dev, 0x84, dword);
|
|
|
|
}
|
|
|
|
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3,1));
|
|
if (dev) {
|
|
res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
if (res) {
|
|
smp_write_ioapic(mc, apicid_8131_1, 0x11, res->base);
|
|
}
|
|
}
|
|
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3+1,1));
|
|
if (dev) {
|
|
res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
if (res) {
|
|
smp_write_ioapic(mc, apicid_8131_2, 0x11, res->base);
|
|
}
|
|
}
|
|
|
|
}
|
|
|
|
/*I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN#
|
|
*/ smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, apicid_ck804, 0x0);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x1, apicid_ck804, 0x1);
|
|
smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, apicid_ck804, 0x2);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x3, apicid_ck804, 0x3);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x4, apicid_ck804, 0x4);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x6, apicid_ck804, 0x6);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x7, apicid_ck804, 0x7);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x8, apicid_ck804, 0x8);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xc, apicid_ck804, 0xc);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xd, apicid_ck804, 0xd);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xe, apicid_ck804, 0xe);
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0xf, apicid_ck804, 0xf);
|
|
|
|
// Onboard ck804 smbus
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn+1)<<2)|1, apicid_ck804, 0xa); // 10
|
|
|
|
// Onboard ck804 USB 1.1
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn+2)<<2)|0, apicid_ck804, 0x15); // 21
|
|
|
|
// Onboard ck804 USB 2
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn+2)<<2)|1, apicid_ck804, 0x14); // 20
|
|
|
|
// Onboard ck804 SATA 0
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn +7)<<2)|0, apicid_ck804, 0x17); // 23
|
|
|
|
// Onboard ck804 SATA 1
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_0, ((sbdn +8)<<2)|0, apicid_ck804, 0x16); // 22
|
|
|
|
//Slot PCIE x16
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_5, (0x00<<2)|i, apicid_ck804, 0x10 + (2+i+4-sbdn%4)%4);
|
|
}
|
|
|
|
//Slot PCIE x4
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_4, (0x00<<2)|i, apicid_ck804, 0x10 + (1+i+4-sbdn%4)%4);
|
|
}
|
|
|
|
|
|
//Slot 2 PCI 32
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_1, (0x04<<2)|i, apicid_ck804, 0x10 + (0+i)%4); //16
|
|
}
|
|
|
|
|
|
//Onboard ati
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_1, (6<<2)|0, apicid_ck804, 0x12); // 18
|
|
//Onboard intel 10/100
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_ck804_1, (8<<2)|0, apicid_ck804, 0x12); // 18
|
|
|
|
//Channel B of 8131
|
|
|
|
|
|
//Onboard Broadcom NIC
|
|
for(i=0;i<2;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_2, (9<<2)|i, apicid_8131_2, (0+i)%4); //28
|
|
}
|
|
|
|
//SO DIMM PCI-X
|
|
for(i=0;i<2;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_2, (7<<2)|i, apicid_8131_2, (0+i)%4); //28
|
|
}
|
|
|
|
//Slot 4 PCIX 133/100/66
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_2, (3<<2)|i, apicid_8131_2, (2+i)%4); //30
|
|
}
|
|
|
|
|
|
//Channel A of 8131
|
|
|
|
//Slot 5 PCIX 133/100/66
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (3<<2)|i, apicid_8131_1, (3+i)%4); //27
|
|
}
|
|
|
|
|
|
//Slot 6 PCIX 133/100/66
|
|
for(i=0;i<4;i++) {
|
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (2<<2)|i, apicid_8131_1, (2+i)%4); //26
|
|
}
|
|
|
|
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN#*/
|
|
smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, MP_APIC_ALL, 0x0);
|
|
smp_write_intsrc(mc, mp_NMI, MP_IRQ_TRIGGER_EDGE|MP_IRQ_POLARITY_HIGH, bus_isa, 0x0, MP_APIC_ALL, 0x1);
|
|
/* There is no extension information... */
|
|
|
|
/* Compute the checksums */
|
|
mc->mpe_checksum = smp_compute_checksum(smp_next_mpc_entry(mc), mc->mpe_length);
|
|
mc->mpc_checksum = smp_compute_checksum(mc, mc->mpc_length);
|
|
printk_debug("Wrote the mp table end at: %p - %p\n",
|
|
mc, smp_next_mpe_entry(mc));
|
|
return smp_next_mpe_entry(mc);
|
|
}
|
|
|
|
unsigned long write_smp_table(unsigned long addr)
|
|
{
|
|
void *v;
|
|
v = smp_write_floating_table(addr);
|
|
return (unsigned long)smp_write_config_table(v);
|
|
}
|