133 lines
3.4 KiB
C
133 lines
3.4 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2010 Advanced Micro Devices, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <arch/io.h>
|
|
#include <cpu/x86/msr.h>
|
|
#include <cpu/amd/mtrr.h>
|
|
#include <device/pci_def.h>
|
|
#include "southbridge/amd/sb700/sb700.h"
|
|
#include "southbridge/amd/sb700/smbus.h"
|
|
|
|
|
|
void set_pcie_dereset(void);
|
|
void set_pcie_reset(void);
|
|
u8 is_dev3_present(void);
|
|
|
|
void set_pcie_dereset()
|
|
{
|
|
u8 byte;
|
|
u16 word;
|
|
device_t sm_dev;
|
|
/* set 0 to bit1 :disable GPM9 as SLP_S2 output */
|
|
/* set 0 to bit2 :disable GPM8 as AZ_RST output */
|
|
byte = pm_ioread(0x8d);
|
|
byte &= ~((1 << 1) | (1 << 2));
|
|
pm_iowrite(0x8d, byte);
|
|
|
|
/* set the GPM8 and GPM9 output enable and the value to 1 */
|
|
byte = pm_ioread(0x94);
|
|
byte &= ~((1 << 2) | (1 << 3));
|
|
byte |= ((1 << 0) | (1 << 1));
|
|
pm_iowrite(0x94, byte);
|
|
|
|
/* set the GPIO65 output enable and the value is 1 */
|
|
sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
|
|
word = pci_read_config16(sm_dev, 0x7e);
|
|
word |= (1 << 0);
|
|
word &= ~(1 << 4);
|
|
pci_write_config16(sm_dev, 0x7e, word);
|
|
}
|
|
|
|
void set_pcie_reset()
|
|
{
|
|
u8 byte;
|
|
u16 word;
|
|
device_t sm_dev;
|
|
|
|
/* set 0 to bit1 :disable GPM9 as SLP_S2 output */
|
|
/* set 0 to bit2 :disable GPM8 as AZ_RST output */
|
|
byte = pm_ioread(0x8d);
|
|
byte &= ~((1 << 1) | (1 << 2));
|
|
pm_iowrite(0x8d, byte);
|
|
|
|
/* set the GPM8 and GPM9 output enable and the value to 0 */
|
|
byte = pm_ioread(0x94);
|
|
byte &= ~((1 << 2) | (1 << 3));
|
|
byte &= ~((1 << 0) | (1 << 1));
|
|
pm_iowrite(0x94, byte);
|
|
|
|
/* set the GPIO65 output enable and the value is 0 */
|
|
sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
|
|
word = pci_read_config16(sm_dev, 0x7e);
|
|
word &= ~(1 << 0);
|
|
word &= ~(1 << 4);
|
|
pci_write_config16(sm_dev, 0x7e, word);
|
|
}
|
|
|
|
/*
|
|
* justify the dev3 is exist or not
|
|
* NOTE: This just copied from AMD Tilapia code.
|
|
* It is completly unknown if it will work at all for this board.
|
|
*/
|
|
u8 is_dev3_present(void)
|
|
{
|
|
u16 word;
|
|
device_t sm_dev;
|
|
|
|
/* access the smbus extended register */
|
|
sm_dev = dev_find_slot(0, PCI_DEVFN(0x14, 0));
|
|
|
|
/* put the GPIO68 output to tristate */
|
|
word = pci_read_config16(sm_dev, 0x7e);
|
|
word |= 1 << 6;
|
|
pci_write_config16(sm_dev, 0x7e,word);
|
|
|
|
/* read the GPIO68 input status */
|
|
word = pci_read_config16(sm_dev, 0x7e);
|
|
|
|
if(word & (1 << 10)){
|
|
/*not exist*/
|
|
return 0;
|
|
}else{
|
|
/*exist*/
|
|
return 1;
|
|
}
|
|
}
|
|
|
|
|
|
/*************************************************
|
|
* enable the dedicated function in this board.
|
|
* This function called early than rs780_enable.
|
|
*************************************************/
|
|
static void mainboard_enable(device_t dev)
|
|
{
|
|
printk(BIOS_INFO, "Mainboard enable. dev=0x%p\n", dev);
|
|
|
|
set_pcie_dereset();
|
|
/* get_ide_dma66(); */
|
|
/* set_thermal_config(); */
|
|
}
|
|
|
|
struct chip_operations mainboard_ops = {
|
|
.enable_dev = mainboard_enable,
|
|
};
|