a7c92a6dc4
I think that since the directory specifies the architecture and the board, it is redundant information to name it something else, and it makes it more difficult to automate the build process (buildrom). Signed-off-by: Myles Watson <myles@pel.cs.byu.edu> Acked-by: Jordan Crouse <jordan.crouse@amd.com> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3090 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
103 lines
2.1 KiB
Text
103 lines
2.1 KiB
Text
# Sample config file for Motorola Sandpoint X3 Demo Board with
|
|
# the Arima HDAMA
|
|
# This will make a target directory of ./hdama
|
|
|
|
loadoptions
|
|
|
|
target hdama
|
|
|
|
uses ARCH
|
|
uses CONFIG_COMPRESS
|
|
uses CONFIG_IOAPIC
|
|
uses CONFIG_ROM_PAYLOAD
|
|
uses CONFIG_ROM_PAYLOAD_START
|
|
uses CONFIG_UDELAY_TSC
|
|
uses CPU_FIXUP
|
|
uses FALLBACK_SIZE
|
|
uses HAVE_FALLBACK_BOOT
|
|
uses HAVE_MP_TABLE
|
|
uses HAVE_PIRQ_TABLE
|
|
uses HAVE_HARD_RESET
|
|
uses i586
|
|
uses i686
|
|
uses INTEL_PPRO_MTRR
|
|
uses HEAP_SIZE
|
|
uses IRQ_SLOT_COUNT
|
|
uses k7
|
|
uses k8
|
|
uses MAINBOARD_PART_NUMBER
|
|
uses MAINBOARD_VENDOR
|
|
uses CONFIG_SMP
|
|
uses CONFIG_MAX_CPUS
|
|
uses MEMORY_HOLE
|
|
uses PAYLOAD_SIZE
|
|
uses _RAMBASE
|
|
uses _ROMBASE
|
|
uses ROM_IMAGE_SIZE
|
|
uses ROM_SECTION_OFFSET
|
|
uses ROM_SECTION_SIZE
|
|
uses ROM_SIZE
|
|
uses STACK_SIZE
|
|
uses USE_FALLBACK_IMAGE
|
|
uses USE_OPTION_TABLE
|
|
uses HAVE_OPTION_TABLE
|
|
uses MAXIMUM_CONSOLE_LOGLEVEL
|
|
uses DEFAULT_CONSOLE_LOGLEVEL
|
|
uses CONFIG_CONSOLE_SERIAL8250
|
|
uses MAINBOARD
|
|
uses CONFIG_CHIP_CONFIGURE
|
|
uses XIP_ROM_SIZE
|
|
uses XIP_ROM_BASE
|
|
uses COREBOOT_EXTRA_VERSION
|
|
|
|
option CONFIG_CHIP_CONFIGURE=1
|
|
|
|
option MAXIMUM_CONSOLE_LOGLEVEL=8
|
|
option DEFAULT_CONSOLE_LOGLEVEL=8
|
|
option CONFIG_CONSOLE_SERIAL8250=1
|
|
|
|
option CPU_FIXUP=1
|
|
option CONFIG_UDELAY_TSC=0
|
|
option i686=1
|
|
option i586=1
|
|
option INTEL_PPRO_MTRR=1
|
|
option k7=1
|
|
option k8=1
|
|
|
|
option ROM_SIZE=1024*1024
|
|
|
|
|
|
option HAVE_OPTION_TABLE=1
|
|
option CONFIG_ROM_PAYLOAD=1
|
|
option HAVE_FALLBACK_BOOT=1
|
|
|
|
###
|
|
### Compute the location and size of where this firmware image
|
|
### (coreboot plus bootloader) will live in the boot rom chip.
|
|
###
|
|
option FALLBACK_SIZE=ROM_SIZE
|
|
|
|
## Coreboot C code runs at this location in RAM
|
|
option _RAMBASE=0x00004000
|
|
|
|
#
|
|
###
|
|
### Compute the start location and size size of
|
|
### The coreboot bootloader.
|
|
###
|
|
|
|
#
|
|
# Arima hdama
|
|
romimage "fallback"
|
|
option USE_FALLBACK_IMAGE=1
|
|
option ROM_IMAGE_SIZE=0x10000
|
|
# option ROM_SECTION_SIZE=0x100000
|
|
option COREBOOT_EXTRA_VERSION=".0Fallback"
|
|
mainboard arima/hdama
|
|
# payload ../../../../tg3--ide_disk.zelf
|
|
payload ../../../../opteron_phase1_p4_noapic
|
|
# payload ../../../../../../hdama-1
|
|
# payload /usr/share/etherboot/5.1.9pre2-lnxi-lb/tg3--ide_disk.zelf
|
|
end
|
|
|
|
buildrom ./coreboot.rom ROM_SIZE "fallback"
|