231f261402
Following boards had identical code: advansus/a785e-i amd/bimini_fam10 amd/mahogany_fam10 asus/m5a88-v avalue/eax-785e gigabyte/ma78gm iei/kino-780am2-fam10 jetway/pa78vm5 Following boards had identical code: amd/tilapia_fam10 asus/m4a78-em asus/m4a785-m gigabyte/ma785gm gigabyte/ma785gmt In between the two, only whitespace difference. Change-Id: Iaa48cc7b0038ebcc81be49219b4fc87670aa9941 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1209 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
109 lines
2.9 KiB
C
109 lines
2.9 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2011 Advanced Micro Devices, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <arch/io.h>
|
|
#include <boot/tables.h>
|
|
#include <cpu/x86/msr.h>
|
|
#include <cpu/amd/mtrr.h>
|
|
#include <device/pci_def.h>
|
|
#include "SBPLATFORM.h"
|
|
#include "chip.h"
|
|
|
|
|
|
u8 is_dev3_present(void);
|
|
void set_pcie_dereset(void);
|
|
void set_pcie_reset(void);
|
|
void enable_int_gfx(void);
|
|
|
|
/* GPIO6. */
|
|
void enable_int_gfx(void)
|
|
{
|
|
volatile u8 *gpio_reg;
|
|
|
|
#ifdef UNUSED_CODE
|
|
RWPMIO(SB_PMIOA_REGEA, AccWidthUint8, ~(BIT0), BIT0); /* Disable the PCIB */
|
|
RWPMIO(SB_PMIOA_REGF6, AccWidthUint8, ~(BIT0), BIT0); /* Disable Gec */
|
|
#endif
|
|
/* make sure the Acpi MMIO(fed80000) is accessible */
|
|
RWPMIO(SB_PMIOA_REG24, AccWidthUint8, ~(BIT0), BIT0);
|
|
|
|
gpio_reg = (volatile u8 *)ACPI_MMIO_BASE + 0xD00; /* IoMux Register */
|
|
|
|
*(gpio_reg + 0x6) = 0x1; /* Int_vga_en */
|
|
*(gpio_reg + 170) = 0x1; /* gpio_gate */
|
|
|
|
gpio_reg = (volatile u8 *)ACPI_MMIO_BASE + 0x100; /* GPIO Registers */
|
|
|
|
*(gpio_reg + 0x6) = 0x8;
|
|
*(gpio_reg + 170) = 0x0;
|
|
}
|
|
|
|
void set_pcie_dereset()
|
|
{
|
|
}
|
|
|
|
void set_pcie_reset(void)
|
|
{
|
|
}
|
|
|
|
u8 is_dev3_present(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
|
|
/*************************************************
|
|
* enable the dedicated function in A785E-I board.
|
|
* This function called early than rs780_enable.
|
|
*************************************************/
|
|
static void a785e_i_enable(device_t dev)
|
|
{
|
|
/* Leave it for furture use. */
|
|
/* struct mainboard_config *mainboard =
|
|
(struct mainboard_config *)dev->chip_info; */
|
|
|
|
printk(BIOS_INFO, "Mainboard A785E-I Enable. dev=0x%p\n", dev);
|
|
|
|
setup_uma_memory();
|
|
|
|
set_pcie_dereset();
|
|
enable_int_gfx();
|
|
}
|
|
|
|
int add_mainboard_resources(struct lb_memory *mem)
|
|
{
|
|
/* UMA is removed from system memory in the northbridge code, but
|
|
* in some circumstances we want the memory mentioned as reserved.
|
|
*/
|
|
#if CONFIG_GFXUMA
|
|
printk(BIOS_INFO, "uma_memory_start=0x%llx, uma_memory_size=0x%llx \n",
|
|
uma_memory_base, uma_memory_size);
|
|
lb_add_memory_range(mem, LB_MEM_RESERVED, uma_memory_base,
|
|
uma_memory_size);
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
struct chip_operations mainboard_ops = {
|
|
CHIP_NAME("ADVANSUS A785E-I Mainboard")
|
|
.enable_dev = a785e_i_enable,
|
|
};
|