1943b27ea3
Change-Id: Ieb2f7a6b2721ddeef6945c3e0a0f4cc5627dd533 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50656 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
50 lines
1.1 KiB
Text
50 lines
1.1 KiB
Text
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
/* DefinitionBlock Statement */
|
|
#include <acpi/acpi.h>
|
|
DefinitionBlock (
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
ACPI_DSDT_REV_2,
|
|
OEM_ID,
|
|
ACPI_TABLE_CREATOR,
|
|
0x00010001 /* OEM Revision */
|
|
)
|
|
{ /* Start of ASL file */
|
|
#include <acpi/dsdt_top.asl>
|
|
|
|
#include <cpu/amd/agesa/family14/acpi/cpu.asl>
|
|
|
|
#include "acpi/routing.asl"
|
|
|
|
Scope(\_SB) {
|
|
/* global utility methods expected within the \_SB scope */
|
|
#include <arch/x86/acpi/globutil.asl>
|
|
|
|
Device(PCI0) {
|
|
|
|
/* Describe the AMD Northbridge */
|
|
#include <northbridge/amd/agesa/family14/acpi/northbridge.asl>
|
|
|
|
/* Describe the AMD Fusion Controller Hub Southbridge */
|
|
#include <southbridge/amd/cimx/sb800/acpi/fch.asl>
|
|
|
|
/* Primary (and only) IDE channel */
|
|
Device(IDEC) {
|
|
Name(_ADR, 0x00140001)
|
|
#include "acpi/ide.asl"
|
|
} /* end IDEC */
|
|
|
|
}
|
|
} /* End Scope(_SB) */
|
|
|
|
/* Contains the supported sleep states for this chipset */
|
|
#include <southbridge/amd/common/acpi/sleepstates.asl>
|
|
|
|
/* Contains the Sleep methods (WAK, PTS, GTS, etc.) */
|
|
#include "acpi/sleep.asl"
|
|
|
|
#include "acpi/gpe.asl"
|
|
#include "acpi/usb_oc.asl"
|
|
}
|
|
/* End of ASL file */
|