0a4e0fd913
The PNOT method never notifies the CPU to update it's _CST methods due to reliance on inexisting variable (PDCx). Add a method in the speedstep ssdt generator to notify all available CPU nodes and hook this up in this file. The cpu.asl file is moved to cpu/intel/speedstep/acpi since it now relies on code generated in the speedstep ssdt generator. CPUs not using the speedstep code never included this PNOT method so this is a logical place for this code to be. Change-Id: Ie2ba5e07b401d6f7c80c31f2bfcd9ef3ac0c1ad1 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/23144 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
61 lines
1.5 KiB
Text
61 lines
1.5 KiB
Text
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2007-2009 coresystems GmbH
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; version 2 of
|
|
* the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include "smi.h"
|
|
|
|
#define THINKPAD_EC_GPE 28
|
|
#define BRIGHTNESS_UP \_SB.PCI0.GFX0.INCB
|
|
#define BRIGHTNESS_DOWN \_SB.PCI0.GFX0.DECB
|
|
#define ACPI_VIDEO_DEVICE \_SB.PCI0.GFX0
|
|
|
|
DefinitionBlock(
|
|
"dsdt.aml",
|
|
"DSDT",
|
|
0x03, // DSDT revision: ACPI v3.0
|
|
"COREv4", // OEM id
|
|
"COREBOOT", // OEM table id
|
|
0x20090419 // OEM revision
|
|
)
|
|
{
|
|
// Some generic macros
|
|
#include "acpi/platform.asl"
|
|
|
|
// global NVS and variables
|
|
#include <southbridge/intel/i82801gx/acpi/globalnvs.asl>
|
|
#include <southbridge/intel/common/acpi/platform.asl>
|
|
|
|
// General Purpose Events
|
|
#include "acpi/gpe.asl"
|
|
|
|
// mainboard specific devices
|
|
#include "acpi/mainboard.asl"
|
|
|
|
#include <cpu/intel/speedstep/acpi/cpu.asl>
|
|
|
|
Scope (\_SB) {
|
|
Device (PCI0)
|
|
{
|
|
#include <northbridge/intel/i945/acpi/i945.asl>
|
|
#include <southbridge/intel/i82801gx/acpi/ich7.asl>
|
|
}
|
|
}
|
|
|
|
/* Chipset specific sleep states */
|
|
#include <southbridge/intel/i82801gx/acpi/sleepstates.asl>
|
|
|
|
// Dock support code
|
|
#include "acpi/dock.asl"
|
|
}
|