cd2afc0df0
Instead of defining the same functions for reading/clearing boot-mode switches from EC in every mainboard, add a common infrastructure to enable common functions for handling boot-mode switches if GOOGLE_CHROMEEC is being used. Only boards that were not moved to this new infrastructure are those that do not use GOOGLE_CHROMEEC or which rely on some mainboard specific mechanism for reading boot-mode switches. BUG=None BRANCH=None TEST=abuild compiles all boards successfully with and without ChromeOS option. Change-Id: I267aadea9e616464563df04b51a668b877f0d578 Signed-off-by: Furquan Shaikh <furquan@chromium.org> Reviewed-on: https://review.coreboot.org/17449 Tested-by: build bot (Jenkins) Reviewed-by: Julius Werner <jwerner@chromium.org>
51 lines
1.5 KiB
C
51 lines
1.5 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright 2016 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <baseboard/variants.h>
|
|
#include <boot/coreboot_tables.h>
|
|
#include <gpio.h>
|
|
#include <vendorcode/google/chromeos/chromeos.h>
|
|
#include <soc/gpio.h>
|
|
#include <variant/gpio.h>
|
|
|
|
void fill_lb_gpios(struct lb_gpios *gpios)
|
|
{
|
|
struct lb_gpio chromeos_gpios[] = {
|
|
{-1, ACTIVE_HIGH, get_write_protect_state(), "write protect"},
|
|
{-1, ACTIVE_HIGH, get_recovery_mode_switch(), "recovery"},
|
|
{-1, ACTIVE_HIGH, get_developer_mode_switch(), "developer"},
|
|
{-1, ACTIVE_HIGH, get_lid_switch(), "lid"},
|
|
{-1, ACTIVE_HIGH, 0, "power"},
|
|
{-1, ACTIVE_HIGH, gfx_get_init_done(), "oprom"},
|
|
{GPIO_EC_IN_RW, ACTIVE_HIGH,
|
|
gpio_get(GPIO_EC_IN_RW), "EC in RW"},
|
|
};
|
|
lb_add_gpios(gpios, chromeos_gpios, ARRAY_SIZE(chromeos_gpios));
|
|
}
|
|
|
|
int get_write_protect_state(void)
|
|
{
|
|
/* Read PCH_WP GPIO. */
|
|
return gpio_get(GPIO_PCH_WP);
|
|
}
|
|
|
|
void mainboard_chromeos_acpi_generate(void)
|
|
{
|
|
const struct cros_gpio *gpios;
|
|
size_t num;
|
|
|
|
gpios = variant_cros_gpios(&num);
|
|
chromeos_acpi_gpio_generate(gpios, num);
|
|
}
|