f94ac9ad7d
Done with sed and God Lines. Only done for C-like code for now. Change-Id: I8995372760543e9cf2c845019f7a063046c55e9c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40211 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net>
99 lines
3 KiB
C
99 lines
3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/* This file is part of the coreboot project. */
|
|
|
|
#include <bootstate.h>
|
|
#include <console/console.h>
|
|
#include <console/post_codes.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <reg_script.h>
|
|
#include <spi-generic.h>
|
|
#include <soc/pci_devs.h>
|
|
#include <soc/lpc.h>
|
|
#include <soc/me.h>
|
|
#include <soc/rcba.h>
|
|
#include <soc/spi.h>
|
|
#include <soc/systemagent.h>
|
|
#include <southbridge/intel/common/spi.h>
|
|
|
|
const struct reg_script system_agent_finalize_script[] = {
|
|
REG_PCI_OR16(0x50, 1 << 0), /* GGC */
|
|
REG_PCI_OR32(0x5c, 1 << 0), /* DPR */
|
|
REG_PCI_OR32(0x78, 1 << 10), /* ME */
|
|
REG_PCI_OR32(0x90, 1 << 0), /* REMAPBASE */
|
|
REG_PCI_OR32(0x98, 1 << 0), /* REMAPLIMIT */
|
|
REG_PCI_OR32(0xa0, 1 << 0), /* TOM */
|
|
REG_PCI_OR32(0xa8, 1 << 0), /* TOUUD */
|
|
REG_PCI_OR32(0xb0, 1 << 0), /* BDSM */
|
|
REG_PCI_OR32(0xb4, 1 << 0), /* BGSM */
|
|
REG_PCI_OR32(0xb8, 1 << 0), /* TSEGMB */
|
|
REG_PCI_OR32(0xbc, 1 << 0), /* TOLUD */
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x5500, 1 << 0), /* PAVP */
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x5f00, 1 << 31), /* SA PM */
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x6020, 1 << 0), /* UMA GFX */
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x63fc, 1 << 0), /* VTDTRK */
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x6800, 1 << 31),
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x7000, 1 << 31),
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x77fc, 1 << 0),
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x50fc, 0x8f),
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x7ffc, 1 << 0),
|
|
REG_MMIO_OR32(MCH_BASE_ADDRESS + 0x5880, 1 << 5),
|
|
REG_MMIO_WRITE8(MCH_BASE_ADDRESS + 0x50fc, 0x8f), /* MC */
|
|
|
|
REG_SCRIPT_END
|
|
};
|
|
|
|
const struct reg_script pch_finalize_script[] = {
|
|
#if !CONFIG(SPI_CONSOLE)
|
|
/* Lock SPIBAR */
|
|
REG_MMIO_OR32(RCBA_BASE_ADDRESS + SPIBAR_OFFSET + SPIBAR_HSFS,
|
|
SPIBAR_HSFS_FLOCKDN),
|
|
#endif
|
|
|
|
/* TC Lockdown */
|
|
REG_MMIO_OR32(RCBA_BASE_ADDRESS + 0x0050, (1 << 31)),
|
|
|
|
/* BIOS Interface Lockdown */
|
|
REG_MMIO_OR32(RCBA_BASE_ADDRESS + GCS, (1 << 0)),
|
|
|
|
/* Function Disable SUS Well Lockdown */
|
|
REG_MMIO_OR8(RCBA_BASE_ADDRESS + FDSW, (1 << 7)),
|
|
|
|
/* Global SMI Lock */
|
|
REG_PCI_OR16(GEN_PMCON_1, SMI_LOCK),
|
|
|
|
/* GEN_PMCON Lock */
|
|
REG_PCI_OR8(GEN_PMCON_LOCK, SLP_STR_POL_LOCK | ACPI_BASE_LOCK),
|
|
|
|
/* PMSYNC */
|
|
REG_MMIO_OR32(RCBA_BASE_ADDRESS + PMSYNC_CONFIG, (1 << 31)),
|
|
|
|
|
|
REG_SCRIPT_END
|
|
};
|
|
|
|
static void broadwell_finalize(void *unused)
|
|
{
|
|
struct device *sa_dev = pcidev_path_on_root(SA_DEVFN_ROOT);
|
|
|
|
printk(BIOS_DEBUG, "Finalizing chipset.\n");
|
|
|
|
reg_script_run_on_dev(sa_dev, system_agent_finalize_script);
|
|
|
|
spi_finalize_ops();
|
|
reg_script_run_on_dev(PCH_DEV_LPC, pch_finalize_script);
|
|
|
|
/* Lock */
|
|
RCBA32_OR(0x3a6c, 0x00000001);
|
|
|
|
/* Read+Write the following registers */
|
|
MCHBAR32(0x6030) = MCHBAR32(0x6030);
|
|
MCHBAR32(0x6034) = MCHBAR32(0x6034);
|
|
MCHBAR32(0x6008) = MCHBAR32(0x6008);
|
|
RCBA32(0x21a4) = RCBA32(0x21a4);
|
|
|
|
/* Indicate finalize step with post code */
|
|
post_code(POST_OS_BOOT);
|
|
}
|
|
|
|
BOOT_STATE_INIT_ENTRY(BS_OS_RESUME, BS_ON_ENTRY, broadwell_finalize, NULL);
|
|
BOOT_STATE_INIT_ENTRY(BS_PAYLOAD_LOAD, BS_ON_EXIT, broadwell_finalize, NULL);
|