05bad430b6
On Hyper-Threading enabled platforms the MSR_PRMRR_PHYS_MASK was written when already locked by the sibling thread. In addition it loads microcode updates on all threads. To prevent such race conditions only call the code on one thread, such that the MSRs are only written once per core and the microcode is only loaded once for each core. Also add comments that describe the scope of the MSR that is being written to and mention the Intel documents used for reference. Fixes crash in SGX MP init. Tested on Supermicro X11SSH-TF. Change-Id: I7102da028a449c60ca700b3f9ccda9017aa6d6b5 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35312 Reviewed-by: Christian Walter <christian.walter@9elements.com> Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> |
||
|---|---|---|
| .. | ||
| _static | ||
| acpi | ||
| arch | ||
| community | ||
| contributing | ||
| doxygen | ||
| drivers | ||
| flash_tutorial | ||
| getting_started | ||
| gfx | ||
| ifdtool | ||
| Intel | ||
| lib | ||
| mainboard | ||
| northbridge | ||
| releases | ||
| RFC | ||
| security | ||
| soc | ||
| superio | ||
| technotes | ||
| tutorial | ||
| vendorcode | ||
| AMD-S3.txt | ||
| beginverbatim.tex | ||
| cbfs.txt | ||
| codeflow.svg | ||
| coding_style.md | ||
| conf.py | ||
| COPYING | ||
| coreboot_logo.png | ||
| corebootBuildingGuide.tex | ||
| distributions.md | ||
| Doxyfile.coreboot | ||
| Doxyfile.coreboot_simple | ||
| endverbatim.tex | ||
| gcov.txt | ||
| hypertransport.svg | ||
| index.md | ||
| mainboard_io_trap_handler_sample.c | ||
| Makefile | ||
| Makefile.sphinx | ||
| payloads.md | ||
| POSTCODES | ||
| util.md | ||
